The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

G. Carchon: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. J. Balachandran, Steven Brebels, G. Carchon, T. Webers, Walter De Raedt, Bart Nauwelaers, Eric Beyne
    Analysis and modeling of power grid transmission lines. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:33-38 [Conf]
  2. J. Balachandran, Steven Brebels, G. Carchon, Walter De Raedt, Eric Beyne, M. Kuijk, Bart Nauwelaers
    Constant Impedance Scaling Paradigm for Scaling LC transmission lines. [Citation Graph (0, 0)][DBLP]
    ISQED, 2006, pp:387-392 [Conf]
  3. J. Balachandran, Steven Brebels, G. Carchon, M. Kuijk, Walter De Raedt, Bart Nauwelaers, Eric Beyne
    Constant impedance scaling paradigm for interconnect synthesis. [Citation Graph (0, 0)][DBLP]
    SLIP, 2006, pp:99-105 [Conf]
  4. J. Balachandran, Steven Brebels, G. Carchon, T. Webers, Walter De Raedt, Bart Nauwelaers, Eric Beyne
    Package level interconnect options. [Citation Graph (0, 0)][DBLP]
    SLIP, 2005, pp:21-27 [Conf]
  5. J. Balachandran, Steven Brebels, G. Carchon, M. Kuijk, Walter De Raedt, Bart Nauwelaers, Eric Beyne
    Wafer-level package interconnect options. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2006, v:14, n:6, pp:654-659 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002