The SCEAS System
| |||||||

## Search the dblp DataBase
Tom J. Kazmierski:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Hessa Al-Junaid, Tom J. Kazmierski
**HDL models of ferromagnetic core hysteresis using timeless discretisation of the magnetic slope.**[Citation Graph (0, 0)][DBLP] DATE, 2006, pp:644-645 [Conf] - Tom J. Kazmierski
**A Formal Description of VHDL-AMS Analogue Systems.**[Citation Graph (0, 0)][DBLP] DATE, 1998, pp:916-920 [Conf] - Tom J. Kazmierski
**Fuzzy-logic digital-analogue interfaces for accurate mixed-signal simulation.**[Citation Graph (0, 0)][DBLP] DATE, 1998, pp:941-944 [Conf] - Tom J. Kazmierski, Neil Clayton
**A Two-Tier Distributed Electronic Design Framework.**[Citation Graph (0, 0)][DBLP] DATE, 2002, pp:227-231 [Conf] - Tom J. Kazmierski, Xing Q. Yang
**A Secure Web-Based Framework for Electronic System Level Design.**[Citation Graph (0, 0)][DBLP] DATE, 2003, pp:11140-11143 [Conf] - Peter R. Wilson, J. Neil Ross, Andrew D. Brown, Tom J. Kazmierski, Jerzy Baranowski
**Efficient Mixed-Domain Behavioural Modeling of Ferromagnetic Hysteresis Implemented in VHDL-AMS.**[Citation Graph (0, 0)][DBLP] DATE, 2004, pp:742-743 [Conf] - David Parsons, Tom J. Kazmierski
**Run Time Reusability in Object-Oriented Schematic Capture.**[Citation Graph (0, 0)][DBLP] ECOOP Workshops, 1998, pp:561-562 [Conf] - Hessa Aljunaid, Tom J. Kazmierski
**SEAMS - a SystemC environment with analog and mixed-signal extensions.**[Citation Graph (0, 0)][DBLP] ISCAS (5), 2004, pp:281-284 [Conf] - Tom J. Kazmierski, Fazrena A. Hamid
**Behavioral modelling of RF filters in VHDL-AMS for automated architectural and parametric optimization.**[Citation Graph (0, 0)][DBLP] ISCAS (1), 2004, pp:81-84 [Conf] - Fazrena A. Hamid, Tom J. Kazmierski
**Synthesis and optimization of analog VLSI filters from VHDL-AMS parse trees.**[Citation Graph (0, 0)][DBLP] ISCAS (1), 2002, pp:749-752 [Conf] - J. A. Lopez, G. Domenech, R. Ruiz, Tom J. Kazmierski
**Automated high level synthesis of hardware building blocks present in ART-based neural networks, from VHDL-AMS descriptions.**[Citation Graph (0, 0)][DBLP] ISCAS (4), 2002, pp:77-80 [Conf] - Tom J. Kazmierski, Andrew D. Brown, Ken G. Nichols, Mark Zwolinski
**A General Purpose Network Solving System.**[Citation Graph (0, 0)][DBLP] VLSI, 1991, pp:147-156 [Conf] - Leran Wang, Tom J. Kazmierski
**VHDL-AMS modeling of an automotive vibration isolation seating system.**[Citation Graph (0, 0)][DBLP] Circuits, Signals, and Systems, 2005, pp:160-164 [Conf] - Andrew D. Brown, Mark Zwolinski, Ken G. Nichols, Tom J. Kazmierski
**Confidence in mixed-mode circuit simulation.**[Citation Graph (0, 0)][DBLP] Computer-Aided Design, 1992, v:24, n:2, pp:115-118 [Journal] **Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density.**[Citation Graph (, )][DBLP]**Integrated approach to energy harvester mixed technology modelling and performance optimisation.**[Citation Graph (, )][DBLP]**An automated design flow for vibration-based energy harvester systems.**[Citation Graph (, )][DBLP]**VHDL-AMS Implementation of a Numerical Ballistic CNT Model for Logic Circuit Simulation.**[Citation Graph (, )][DBLP]**An Extension to VHDL-AMS for AMS Systems with Partial Differential Equations.**[Citation Graph (, )][DBLP]**SystemC-A Modeling of an Automotive Seating Vibration Isolation System.**[Citation Graph (, )][DBLP]**A VHDL-AMS based Time-Domain Skin Depth Model.**[Citation Graph (, )][DBLP]**Linearly graded behavioural analogue performance models.**[Citation Graph (, )][DBLP]**A novel approach to mixed-domain behavioral modeling of ferromagnetic hysteresis in VHDL-AMS.**[Citation Graph (, )][DBLP]**Synchronization of analogue and digital solvers in mixed-signal simulation on a SystemC platform.**[Citation Graph (, )][DBLP]**SystemC - a powerful system-level modelling platform for digital and mixed-signal hardware/software co-design.**[Citation Graph (, )][DBLP]**FIST - a VHDL-AMS based architectural synthesis strategy for integrated high-frequency analogue filters.**[Citation Graph (, )][DBLP]
Search in 0.024secs, Finished in 0.025secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |