The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chunduri Rama Mohan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Prasenjit Basu, Sayantan Das, Pallab Dasgupta, P. P. Chakrabarti, Chunduri Rama Mohan, Limor Fix
    Formal Verification Coverage: Are the RTL-Properties Covering the Design's Architectural Intent? [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:668-669 [Conf]
  2. Sayantan Das, Prasenjit Basu, Ansuman Banerjee, Pallab Dasgupta, P. P. Chakrabarti, Chunduri Rama Mohan, Limor Fix, Roy Armoni
    Formal verification coverage: computing the coverage gap between temporal specifications. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2004, pp:198-203 [Conf]
  3. Chunduri Rama Mohan, Partha Pratim Chakrabarti
    A new approach for factorizing FSM's. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1994, pp:698-701 [Conf]
  4. Prasenjit Basu, Pallab Dasgupta, P. P. Chakrabarti, Chunduri Rama Mohan
    Property Refinement Techniques for Enhancing Coverage of Formal Property Verification. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2004, pp:109-114 [Conf]
  5. Sayantan Das, Ansuman Banerjee, Prasenjit Basu, Pallab Dasgupta, P. P. Chakrabarti, Chunduri Rama Mohan, Limor Fix
    Formal Methods for Analyzing the Completeness of an Assertion Suite against a High-Level Fault Model. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:201-206 [Conf]
  6. Chunduri Rama Mohan, Partha Pratim Chakrabarti
    A New Approach to Synthesis of PLA-Based FSM's. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1994, pp:373-378 [Conf]
  7. Chunduri Rama Mohan, Partha Pratim Chakrabarti
    Combined optimization of area and testability during state assignment of PLA-based FSM's. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1995, pp:408-413 [Conf]
  8. Chunduri Rama Mohan, Partha Pratim Chakrabarti, Sujoy Ghose
    Combining State Assignment with PLA Folding. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1993, pp:9-14 [Conf]
  9. Chunduri Rama Mohan, S. Mitra, Partha Pal Chaudhuri
    On Incorporation of BIST for the Synthesis of Easily and Fully Testable Controllers. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1997, pp:547-563 [Conf]
  10. Amit Kumar, Krishnendu Chakrabarty, Chunduri Rama Mohan
    An ECO Technique for Removing Crosstalk Violations in Clock Networks. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2007, pp:283-288 [Conf]
  11. Prasenjit Basu, Sayantan Das, Ansuman Banerjee, Pallab Dasgupta, P. P. Chakrabarti, Chunduri Rama Mohan, Limor Fix, Roy Armoni
    Design-Intent Coverage - A New Paradigm for Formal Property Verification. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:10, pp:1922-1934 [Journal]
  12. Chunduri Rama Mohan, Partha Pratim Chakrabarti
    EARTH: combined state assignment of PLA-based FSM's targeting area and testability. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:7, pp:727-731 [Journal]

  13. Cohesive Coverage Management for Simulation and Formal Property Verification. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002