Search the dblp DataBase

Publications of Author

1. Mounir Benabdenbi, Alain Greiner, François Pêcheux, Emmanuel Viaud, Matthieu Tuna
   STEPS: Experimenting a New Software-Based Strategy for Testing SoCs Containing P1500-Compliant IP Cores. [Citation Graph (0, 0)][DBLP]
   DATE, 2004, pp:712-713 [Conf]
   
2. Emmanuel Viaud, François Pêcheux, Alain Greiner
   An efficient TLM/T modeling and simulation environment based on conservative parallel discrete event principles. [Citation Graph (0, 0)][DBLP]
   DATE, 2006, pp:94-99 [Conf]
   
3. Christophe Lallement, François Pêcheux, Yannick Hervé
   A VHDL-AMS Case Study: The Incremental Design of an Efficient 3^rd Generation MOS Model of a Deep Sub Micron Transistor. [Citation Graph (0, 0)][DBLP]
   VLSI-SOC, 2001, pp:349-360 [Conf]
   
4. François Pêcheux
   A Methodology for Process Design Simulators of MEMS Based on VRML and JAVA. [Citation Graph (0, 0)][DBLP]
   MSE, 2001, pp:24-25 [Conf]
   
5. François Pêcheux, Yannick Hervé
   DIPS for MIPS: An Instrumented VHDL/Corba Kernel for Distributed Learning in EECS. [Citation Graph (0, 0)][DBLP]
   MSE, 1999, pp:30-31 [Conf]
   
6. François Pêcheux, Christophe Lallement, Alain Vachoux
   VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:2, pp:204-225 [Journal]
   
7. 
   Modeling and Refining Heterogeneous Systems With SystemC-AMS: Application to WSN. [Citation Graph (, )][DBLP]
   
   
8. 
   Parallel simulation of systemC TLM 2.0 compliant MPSoC on SMP workstations. [Citation Graph (, )][DBLP]
   
   
9. 
   A Generic Instruction Set Simulator API for Timed and Untimed Simulation and Debug of MP2-SoCs. [Citation Graph (, )][DBLP]