Search the dblp DataBase

Publications of Author

1. Markus Bühler, Jürgen Koehl, Jeanne Bickford, Jason Hibbeler, Ulf Schlichtmann, R. Sommer, Michael Pronath, A. Ripp
   DFM/DFY design for manufacturability and yield - influence of process variations in digital, analog and mixed-signal circuit design. [Citation Graph (0, 0)][DBLP]
   DATE, 2006, pp:387-392 [Conf]
   
2. Markus Bühler, Matthias Papesch, K. Kapp, Utz G. Baitinger
   Efficient Switching Activity Simulation under a Real Delay Model Using a Bitparallel Approach. [Citation Graph (0, 0)][DBLP]
   DATE, 1999, pp:459-0 [Conf]
   
3. Jeanne Bickford, Jason Hibbeler, Markus Bühler, Jürgen Koehl, Dirk Muller, Sven Peyer, Christian Schulte
   Yield Improvement by Local Wiring Redundancy. [Citation Graph (0, 0)][DBLP]
   ISQED, 2006, pp:473-478 [Conf]
   
4. 
   Considering possible opens in non-tree topology wire delay calculation. [Citation Graph (, )][DBLP]