The SCEAS System
Navigation Menu

Search the dblp DataBase


Markus Bühler: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Markus Bühler, Jürgen Koehl, Jeanne Bickford, Jason Hibbeler, Ulf Schlichtmann, R. Sommer, Michael Pronath, A. Ripp
    DFM/DFY design for manufacturability and yield - influence of process variations in digital, analog and mixed-signal circuit design. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:387-392 [Conf]
  2. Markus Bühler, Matthias Papesch, K. Kapp, Utz G. Baitinger
    Efficient Switching Activity Simulation under a Real Delay Model Using a Bitparallel Approach. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:459-0 [Conf]
  3. Jeanne Bickford, Jason Hibbeler, Markus Bühler, Jürgen Koehl, Dirk Muller, Sven Peyer, Christian Schulte
    Yield Improvement by Local Wiring Redundancy. [Citation Graph (0, 0)][DBLP]
    ISQED, 2006, pp:473-478 [Conf]

  4. Considering possible opens in non-tree topology wire delay calculation. [Citation Graph (, )][DBLP]

Search in 0.001secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002