The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andrzej Pulka: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jerzy Dabrowski, Andrzej Pulka
    Experiences with Modeling of Analog and Mixed A/D Systems Based on PWL Technique. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:790-791 [Conf]
  2. Andrzej Pulka
    SystemC models generation based on libraries of templates. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  3. VEST - An Intelligent Tool for Timing SoCs Verification Using UML Timing Diagrams. [Citation Graph (, )][DBLP]


  4. Common HDL-Matlab Simulation Environment. [Citation Graph (, )][DBLP]


Search in 0.012secs, Finished in 0.013secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002