Search the dblp DataBase

Publications of Author

1. Pierluigi Daglio
   A complete and fully qualified design flow for verification of mixed-signal SoC with embedded flash memories. [Citation Graph (0, 0)][DBLP]
   DATE Designers' Forum, 2006, pp:94-99 [Conf]
   
2. Pierluigi Daglio, David Iezzi, Danilo Rimondi, Carlo Roma, Salvatore Santapa
   Building the Hierarchy from a Flat Netlist for a Fast and Accurate Post-Layout Simulation with Parasitic Components. [Citation Graph (0, 0)][DBLP]
   DATE, 2004, pp:336-337 [Conf]
   
3. Pierluigi Daglio, Carlo Roma
   A Fully Qualified Top-Down and Bottom-Up Mixed-Signal Design Flow for Non Volatile Memories Technologies. [Citation Graph (0, 0)][DBLP]
   DATE, 2003, pp:20274-20279 [Conf]
   
4. Pierluigi Daglio, M. Araldi, M. Morbarigazzi, Carlo Roma
   A Fully Qualified Analog Design Flow for Non Volatile Memories Technologies. [Citation Graph (0, 0)][DBLP]
   ISQED, 2001, pp:451-455 [Conf]
   
5. Carlo Roma, Pierluigi Daglio, Guido De Sandre, Marco Pasotti, Marco Poles
   How Circuit Analysis and Yield Optimization Can Be Used To Detect Circuit Limitations Before Silicon Results. [Citation Graph (0, 0)][DBLP]
   ISQED, 2005, pp:107-112 [Conf]