The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
Raoul Velazco: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ph. Cheynet, B. Nicolescu, Raoul Velazco, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante
    System safety through automatic high-level code transformations: an experimental evaluation. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:297-301 [Conf]
  2. B. Nicolescu, Raoul Velazco
    Detecting Soft Errors by a Purely Software Approach: Method, Tools and Experimental Results. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:20057-20063 [Conf]
  3. Lorena Anghel, Ernesto Sánchez, Matteo Sonza Reorda, Giovanni Squillero, Raoul Velazco
    Coupling Different Methodologies to Validate Obsolete Microprocessors. [Citation Graph (0, 0)][DBLP]
    DFT, 2004, pp:250-255 [Conf]
  4. Lorena Anghel, Raoul Velazco, S. Saleh, S. Deswaertes, A. El Moucary
    Preliminary Validation of an Approach Dealing with Processor Obsolescence. [Citation Graph (0, 0)][DBLP]
    DFT, 2003, pp:493-0 [Conf]
  5. B. Nicolescu, P. Peronnard, Raoul Velazco, Yvon Savaria
    Efficiency of Transient Bit-Flips Detection by Software Means: A Complete Study. [Citation Graph (0, 0)][DBLP]
    DFT, 2003, pp:377-384 [Conf]
  6. B. Nicolescu, Yvon Savaria, Raoul Velazco
    SIED: Software Implemented Error Detection. [Citation Graph (0, 0)][DBLP]
    DFT, 2003, pp:589-596 [Conf]
  7. Raoul Velazco, A. Corominas, P. Ferreyra
    Injecting Bit Flip Faults by Means of a Purely Software Approach: A Case Studied. [Citation Graph (0, 0)][DBLP]
    DFT, 2002, pp:108-116 [Conf]
  8. Raoul Velazco, Régis Leveugle, O. Calvo
    Upset-Like Fault Injection in VHDL Descriptions: A Method and Preliminary Results. [Citation Graph (0, 0)][DBLP]
    DFT, 2001, pp:259-0 [Conf]
  9. Jean-Denis Muller, Ph. Cheynet, Raoul Velazco
    Analysis and Improvement of Neural Network Robustness for On-Board Satellite Image Processing. [Citation Graph (0, 0)][DBLP]
    ICANN, 1997, pp:1211-1216 [Conf]
  10. Monica Alderighi, Fabio Casini, Sergio D'Angelo, F. Faure, M. Mancini, S. Pastore, Giacomo R. Sechi, Raoul Velazco
    Radiation test methodology for SRAM-based FPGAs by using THESIC. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2003, pp:162- [Conf]
  11. F. Kaddour, S. Rezgui, Raoul Velazco, S. Rodriguez, J. R. De Mingo
    Error Rate Estimation for a Flight Application Using the CEU Fault Injection Approach. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2002, pp:195- [Conf]
  12. Fernanda Gusmão de Lima, Luigi Carro, Raoul Velazco, Ricardo Augusto da Luz Reis
    Injecting Multiple Upsets in a SEU Tolerant 8051 Micro-Controller. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2002, pp:194- [Conf]
  13. Gian-Carlo Cardarilli, F. Kaddour, A. Leandri, Marco Ottavi, Salvatore Pontarelli, Raoul Velazco
    Bit Flip Injection in Processor-Based Architectures: A Case Study. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2002, pp:117-0 [Conf]
  14. B. Nicolescu, Yvon Savaria, Raoul Velazco
    Performance Evaluation and Failure Rate Prediction for the Soft Implemented Error Detection Technique. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2004, pp:233-238 [Conf]
  15. B. Nicolescu, Raoul Velazco, Matteo Sonza Reorda
    Effectiveness and Limitations of Various Software Techniques for "Soft Error" Detection: A Comparative Study. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2001, pp:172-177 [Conf]
  16. Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante, Ph. Cheynet, B. Nicolescu, Raoul Velazco
    Evaluating the Effectiveness of a Software Fault-Tolerance Technique on RISC- and CISC-Based Architectures. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2000, pp:17-0 [Conf]
  17. Fabian Vargas, Alexandre M. Amory, Raoul Velazco
    Estimating Circuit Fault-Tolerance by Means of Transient-Fault Injection in VHDL. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2000, pp:67-72 [Conf]
  18. Raoul Velazco, R. Ecoffet, F. Faure
    How to Characterize the Problem of SEU in Processors and Representative Errors Observed on Flight. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2005, pp:303-308 [Conf]
  19. Raoul Velazco, Lorena Anghel, S. Saleh
    A Methodology for Test Replacement Solutions of Obsolete Processors. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2003, pp:209-213 [Conf]
  20. Raoul Velazco, S. Rezgui
    Transient Bitflip Injection in Microprocessor Embedded Applications. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2000, pp:80-0 [Conf]
  21. C. Bellon, Raoul Velazco
    Hardware and Software Tools for Microprocessor Functional Test. [Citation Graph (0, 0)][DBLP]
    ITC, 1984, pp:804-820 [Conf]
  22. C. Bellon, Raoul Velazco, Haissam Ziade
    Analysis of Experimental Results on Functional Testing and Diagnosis of Complex Circuits. [Citation Graph (0, 0)][DBLP]
    ITC, 1988, pp:64-72 [Conf]
  23. Raoul Velazco, Haissam Ziade, E. Kolokithas
    A Microprocessor Test Approach Allowing Fault Localization. [Citation Graph (0, 0)][DBLP]
    ITC, 1985, pp:737-743 [Conf]
  24. Raoul Velazco, Ch. Godin, Ph. Cheynet, Santiago Torres-Alegre, Diego Andina, M. B. Gordon
    Study of Two ANN Digital Implementations of a Radar Detector Candidate to an On-Board Satellite Experiment. [Citation Graph (0, 0)][DBLP]
    IWANN (2), 1999, pp:615-624 [Conf]
  25. Jim Chung, N. Derhacobian, Jean Gasiot, Michael Nicolaidis, David Towne, R. Velazco
    Soft Errors and Tolerance for Soft Errors. [Citation Graph (0, 0)][DBLP]
    VTS, 2001, pp:279-280 [Conf]
  26. Haissam Ziade, Rafic A. Ayoubi, Raoul Velazco
    A Survey on Fault Injection Techniques. [Citation Graph (0, 0)][DBLP]
    Int. Arab J. Inf. Technol., 2004, v:1, n:2, pp:171-186 [Journal]
  27. P. Caspi, J. Piotrowski, Raoul Velazco
    An A Priori Approach to the Evaluation of Signature Analysis Efficiency. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1991, v:40, n:9, pp:1068-1071 [Journal]

  28. Dynamic Testing of an SRAM-Based FPGA by Time-Resolved Laser Fault Injection. [Citation Graph (, )][DBLP]


  29. A generic platform for remote accelerated tests and high altitude SEU experiments on advanced ICs: Correlation with MUSCA SEP3 calculations. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.153secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002