|
Search the dblp DataBase
Jürgen Schietke:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Uwe Fassnacht, Jürgen Schietke
Timing Analysis and Optimization of a High-Performance CMOS Processor Chipset. [Citation Graph (0, 0)][DBLP] DATE, 1998, pp:325-331 [Conf]
- Christoph Albrecht, Bernhard Korte, Jürgen Schietke, Jens Vygen
Cycle time and slack optimization for VLSI-chips. [Citation Graph (0, 0)][DBLP] ICCAD, 1999, pp:232-238 [Conf]
- Christoph Albrecht, Bernhard Korte, Jürgen Schietke, Jens Vygen
Maximum mean weight cycle in a digraph and minimizing cycle time of a logic chip. [Citation Graph (0, 0)][DBLP] Discrete Applied Mathematics, 2002, v:123, n:1-3, pp:103-127 [Journal]
Search in 0.001secs, Finished in 0.001secs
|