The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Michael Münch: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Michael Gasteier, Manfred Glesner, Michael Münch
    Generation of Interconnect Topologies for Communication Synthesis. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:36-0 [Conf]
  2. Heiko Michel, Alexander Worm, Norbert Wehn, Michael Münch
    Hardware/Software Trade-Offs for Advanced 3G Channel Coding. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:396-401 [Conf]
  3. Michael Münch, Norbert Wehn, Bernd Wurth, Renu Mehra, Jim Sproch
    Automating RT-Level Operand Isolation to Minimize Power Consumption in Datapaths. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:624-0 [Conf]
  4. Michael Münch, Manfred Glesner, Norbert Wehn
    An Efficient ILP-Based Scheduling Algorithm for Control-Dominated VHDL Descriptions. [Citation Graph (0, 0)][DBLP]
    ISSS, 1996, pp:45-50 [Conf]
  5. Michael Münch, Norbert Wehn, Manfred Glesner
    An efficient ILP-based scheduling algorithm for control-dominated VHDL descriptions. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1997, v:2, n:4, pp:344-364 [Journal]

  6. Scheduling of behavioral VHDL by retiming techniques. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002