The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Phillip Christie: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Georges G. E. Gielen, Wim Dehaene, Phillip Christie, Dieter Draxelmayr, Edmond Janssens, Karen Maex, Ted Vucurevich
    Analog and Digital Circuit Design in 65 nm CMOS: End of the Road? [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:36-42 [Conf]
  2. Phillip Christie, Mark D. Loose, Alexander V. Chernoguzov
    Simulated Isobaric Annealing. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:1683-1686 [Conf]
  3. Phillip Christie
    Managing interconnect resources (tutorial). [Citation Graph (0, 0)][DBLP]
    SLIP, 2000, pp:1-51 [Conf]
  4. Phillip Christie, José Pineda de Gyvez
    Pre-layout prediction of interconnect manufacturability. [Citation Graph (0, 0)][DBLP]
    SLIP, 2001, pp:167-173 [Conf]
  5. Raymond A. Wildman, Joshua I. Kramer, Daniel S. Weile, Phillip Christie
    Wire layer geometry optimization using stochastic wire sampling. [Citation Graph (0, 0)][DBLP]
    SLIP, 2002, pp:97-102 [Conf]
  6. Muzammil Iqbal, Ahmed Sharkawy, Usman Hameed, Phillip Christie
    Stochastic wire length sampling for cycle time estimation. [Citation Graph (0, 0)][DBLP]
    SLIP, 2002, pp:91-96 [Conf]
  7. Stephen E. Krufka, Phillip Christie
    Terminal optimization analysis for functional block re-use. [Citation Graph (0, 0)][DBLP]
    SLIP, 2002, pp:3-8 [Conf]
  8. Viet H. Nguyen, Phillip Christie
    The impact of interstratal interconnect density on the performance of three-dimensional integrated circuits. [Citation Graph (0, 0)][DBLP]
    SLIP, 2005, pp:73-78 [Conf]
  9. Georges G. E. Gielen, Wim Dehaene, Phillip Christie, Dieter Draxelmayr, Edmond Janssens, Karen Maex, Ted Vucurevich
    Analog and Digital Circuit Design in 65 nm CMOS: End of the Road? [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]
  10. Phillip Christie, José Pineda de Gyvez
    Prelayout interconnect yield prediction. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:1, pp:55-59 [Journal]
  11. Raymond A. Wildman, Joshua I. Kramer, Daniel S. Weile, Phillip Christie
    Multi-objective optimization of interconnect geometry. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:1, pp:15-23 [Journal]
  12. Phillip Christie
    Guest editorial: System-level interconnect prediction. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:1, pp:1-2 [Journal]

Search in 0.021secs, Finished in 0.022secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002