The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Rajesh Galivanche: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bill Grundmann, Rajesh Galivanche, Sandip Kundu
    Circuit and Platform Design Challenges in Technologies beyond 90nm. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10044-10049 [Conf]
  2. Sandip Kundu, T. M. Mak, Rajesh Galivanche
    Trends in manufacturing test methods and their implications. [Citation Graph (0, 0)][DBLP]
    ITC, 2004, pp:679-687 [Conf]
  3. Rajesh Galivanche, Bob Gottlieb
    Session Abstract. [Citation Graph (0, 0)][DBLP]
    VTS, 2006, pp:422-423 [Conf]
  4. Rajesh Galivanche, Rohit Kapur, Antonio Rubio
    Testing in the year 2020. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:960-965 [Conf]

  5. Low cost and low intrusive approach to test on-line the scheduler of high performance microprocessors. [Citation Graph (, )][DBLP]


  6. Bridging pre-silicon verification and post-silicon validation. [Citation Graph (, )][DBLP]


  7. A low-cost concurrent error detection technique for processor control logic. [Citation Graph (, )][DBLP]


  8. The Challenges of Nanotechnology and Gigacomplexity. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002