The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Zvika Guz: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Zvika Guz, Isask'har Walter, Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny
    Efficient link capacity and QoS design for network-on-chip. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:9-14 [Conf]
  2. Evgeny Bolotin, Zvika Guz, Israel Cidon, Ran Ginosar, Avinoam Kolodny
    The Power of Priority: NoC Based Distributed Cache Coherency. [Citation Graph (0, 0)][DBLP]
    NOCS, 2007, pp:117-126 [Conf]

  3. Utilizing shared data in chip multiprocessors with the nahalal architecture. [Citation Graph (, )][DBLP]


  4. Transactifying Apache's cache module. [Citation Graph (, )][DBLP]


  5. Nahalal: Cache Organization for Chip Multiprocessors. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002