The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Isask'har Walter: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Zvika Guz, Isask'har Walter, Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny
    Efficient link capacity and QoS design for network-on-chip. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:9-14 [Conf]
  2. Isask'har Walter, Israel Cidon, Ran Ginosar, Avinoam Kolodny
    Access Regulation to Hot-Modules in Wormhole NoCs. [Citation Graph (0, 0)][DBLP]
    NOCS, 2007, pp:137-148 [Conf]

  3. Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study. [Citation Graph (, )][DBLP]


  4. Best of both worlds: A bus enhanced NoC (BENoC). [Citation Graph (, )][DBLP]


  5. The design of a latency constrained, power optimized NoC for a 4G SoC. [Citation Graph (, )][DBLP]


  6. Packet-level static timing analysis for NoCs. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002