The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Evgeny Bolotin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Zvika Guz, Isask'har Walter, Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny
    Efficient link capacity and QoS design for network-on-chip. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:9-14 [Conf]
  2. Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny
    Cost considerations in network on chip. [Citation Graph (0, 0)][DBLP]
    Integration, 2004, v:38, n:1, pp:19-42 [Journal]
  3. Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny
    QNoC: QoS architecture and design process for network on chip. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2004, v:50, n:2-3, pp:105-128 [Journal]
  4. Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny
    Routing table minimization for irregular mesh NoCs. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:942-947 [Conf]
  5. Evgeny Bolotin, Zvika Guz, Israel Cidon, Ran Ginosar, Avinoam Kolodny
    The Power of Priority: NoC Based Distributed Cache Coherency. [Citation Graph (0, 0)][DBLP]
    NOCS, 2007, pp:117-126 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002