The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jean Oudinot: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. B. Hecker, M. Chavassieux, M. Laflutte, E. Beguin, L. Lagasse, Jean Oudinot
    VHDL-AMS Library Development for Pacemaker Applications. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:338-341 [Conf]
  2. Jean Oudinot, Serge Scotti, Jean Ravatin, Audrey Le-clercq, Jacky Lebrun
    Full Transceiver Circuit Simulation using VHDL-AMS. [Citation Graph (0, 0)][DBLP]
    ESM, 2002, pp:642-652 [Conf]
  3. Benjamin Nicolle, William Tatinian, Jean Oudinot, Gilles Jacquemod
    Hierarchical Modeling of a Fractional Phase Locked Loop. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:450-457 [Conf]
  4. Jean Oudinot
    The Most Complete Mixed-Signal Simulation Solution with ADVance MS. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:193- [Conf]
  5. Jean Oudinot
    Top Verification of Low Power System with "Checkerboard" Approach. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:672- [Conf]

  6. Application of Bottom-Up Methodology to RTW VCO. [Citation Graph (, )][DBLP]


  7. SoC modelling for virtual prototyping with VHDL-AMS. [Citation Graph (, )][DBLP]


  8. Micromotor Simulation with VHDL-AMS. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002