The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mitsuo Ikeda: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mitsuo Ikeda, Toshio Kondo, Koyo Nitta, Kazuhito Suguri, Takeshi Yoshitome, Toshihiro Minami, Jiro Naganuma, Takeshi Ogura
    An MPEG-2 Video Encoder LSI with Scalability for HDTV based on Three-layer Cooperative Architecture. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:44-0 [Conf]
  2. Hiroe Iwasaki, Jiro Naganuma, Koyo Nitta, Ken Nakamura, Takeshi Yoshitome, Mitsuo Ogura, Yasuyuki Nakajima, Yutaka Tashiro, Takayuki Onishi, Mitsuo Ikeda, Makoto Endo
    Single-Chip MPEG-2 422P@HL CODEC LSI with Multi-Chip Configuration for Large Scale Processing beyond HDTV Level. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:20002-20007 [Conf]
  3. Takayuki Onishi, Mitsuo Ikeda, Jiro Naganuma, Makoto Endo, Yoshiyuki Yashima
    A distributed TS-MUX architecture for multi-chip extension beyond the HDTV level. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:261-264 [Conf]
  4. Ken Nakamura, Mitsuo Ikeda, Takeshi Yoshitome, Takeshi Ogura
    Global Rate Control Scheme for MPEG-2 HDTV Parallel Encoding System. [Citation Graph (0, 0)][DBLP]
    ITCC, 2000, pp:195-200 [Conf]
  5. Tsuneo Okubo, Mitsuo Ikeda, Yutaka Tashiro, Toshio Kondo, Ryota Kasai, Hiroshi Kotera, Tetsuma Sakurai
    Concurrent and collaborative methodologies in short TAT LSI design and manufacturing. [Citation Graph (0, 0)][DBLP]
    Systems and Computers in Japan, 1999, v:30, n:7, pp:79-91 [Journal]
  6. Takayuki Onishi, Mitsuo Ikeda, Jiro Naganuma, Makoto Endo, Yoshiyuki Yashima
    Highly accurate de-jittering scheme for broadcast quality video transmission. [Citation Graph (0, 0)][DBLP]
    Systems and Computers in Japan, 2006, v:37, n:10, pp:81-88 [Journal]
  7. Hiroe Iwasaki, Jiro Naganuma, Koyo Nitta, Ken Nakamura, Takeshi Yoshitome, Mitsuo Ogura, Yasuyuki Nakajima, Yutaka Tashiro, Takayuki Onishi, Mitsuo Ikeda, Toshihiro Minami, Makoto Endo, Yoshiyuki Yashima
    Single-Chip MPEG-2 422P@HL CODEC LSI With Multichip Configuration for Large Scale Processing Beyond HDTV Level. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2007, v:15, n:9, pp:1055-1059 [Journal]

  8. Multi-reference and multi-block-size motion estimation with flexible mode selection for professional 4: 2: 2 H.264/AVC encoder LSI. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002