The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ulrich Baur: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jürgen Koehl, Ulrich Baur, Thomas Ludwig, Bernhard Kick, Thomas Pflueger
    A Flat, Timing-Driven Design System for a High-Performance CMOS Processor Chipset. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:312-320 [Conf]
  2. Pamela S. Gillis, Francis Woytowich, Kevin McCauley, Ulrich Baur
    Delay test of chip I/Os using LSSD boundary scan. [Citation Graph (0, 0)][DBLP]
    ITC, 1998, pp:83-90 [Conf]
  3. Otto A. Torreiter, Ulrich Baur, Georg Goecke, Kevin Melocco
    Testing the Enterprise IBM System/390TM Multi Processor. [Citation Graph (0, 0)][DBLP]
    ITC, 1997, pp:115-123 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002