The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Akhilesh Kumar: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Akhilesh Kumar, Mohab Anis
    An analytical state dependent leakage power model for FPGAs. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:612-617 [Conf]
  2. Akhilesh Kumar, Mohab Anis
    Dual-Vt FPGA design for leakage power reduction (abstract only). [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:272- [Conf]
  3. Yeimkuan Chang, Laxmi N. Bhuyan, Akhilesh Kumar
    A Distributed Cache Coherence Protocol for Hypercube Multiprocessors. [Citation Graph (0, 0)][DBLP]
    ICPP (1), 1994, pp:150-157 [Conf]
  4. Akhilesh Kumar, Laxmi N. Bhuyan
    Parallel FFT Algorithms for Cache Based Shared Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    ICPP, 1993, pp:23-27 [Conf]
  5. Akhilesh Kumar, Laxmi N. Bhuyan
    Evaluating Virtual Channels for Cache-Coherent Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:253-260 [Conf]
  6. Laxmi N. Bhuyan, Hu-Jun Wang, Ravi R. Iyer, Akhilesh Kumar
    Impact of Switch Design on the Application Performance of Cache-Coherent Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP, 1998, pp:466-474 [Conf]
  7. Rabi N. Mahapatra, Akhilesh Kumar
    Vector Hartley Transform Employing Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IPPS, 1992, pp:250-253 [Conf]
  8. Akhilesh Kumar, Mohab Anis
    Dual-Vt Design of FPGAs for Subthreshold Leakage Tolerance. [Citation Graph (0, 0)][DBLP]
    ISQED, 2006, pp:735-740 [Conf]
  9. Akhilesh Kumar, Phanindra K. Mannava, Laxmi N. Bhuyan
    Efficient and scalable cache coherence schemes for shared memory hypercube multiprocessors. [Citation Graph (0, 0)][DBLP]
    SC, 1994, pp:498-507 [Conf]
  10. Akhilesh Kumar, Anuj Prakash, Ravi Shankar, M. K. Tiwari
    Psycho-Clonal algorithm based approach to solve continuous flow shop scheduling problem. [Citation Graph (0, 0)][DBLP]
    Expert Syst. Appl., 2006, v:31, n:3, pp:504-514 [Journal]
  11. Mani Azimi, Ching-Tsun Chou, Akhilesh Kumar, Victor W. Lee, Phanindra K. Mannava, Seungjoon Park
    Experience with Applying Formal Methods to Protocol Specification and System Architecture. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2003, v:22, n:2, pp:109-116 [Journal]
  12. Faye A. Briggs, Michel Cekleov, Ken Creta, Manoj Khare, Steve Kulick, Akhilesh Kumar, Lily Pao Looi, Chitra Natarajan, Sivakumar Radhakrishnan, Linda Rankin
    Intel 870: A Building Block for Cost-Effective, Scalable Servers. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2002, v:22, n:2, pp:36-47 [Journal]
  13. Laxmi N. Bhuyan, Ravi R. Iyer, Hu-Jun Wang, Akhilesh Kumar
    Impact of CC-NUMA Memory Management Policies on the Application Performance of Multistage Switching Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 2000, v:11, n:3, pp:230-246 [Journal]
  14. Akhilesh Kumar, Prakash, M. K. Tiwari, Ravi Shankar, Alok Baveja
    Solving machine-loading problem of a flexible manufacturing system with constraint-based genetic algorithm. [Citation Graph (0, 0)][DBLP]
    European Journal of Operational Research, 2006, v:175, n:2, pp:1043-1069 [Journal]

  15. FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only). [Citation Graph (, )][DBLP]


  16. Scalability Port: A Coherent Interface for Shared Memory Multiprocessors. [Citation Graph (, )][DBLP]


  17. Hidden-Markov model based sequential clustering for autonomous diagnostics. [Citation Graph (, )][DBLP]


  18. IR-drop management CAD techniques in FPGAs for power grid reliability. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002