Search the dblp DataBase

Publications of Author

1. Celia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes
   Techniques for Fast Transient Fault Grading Based on Autonomous Emulation. [Citation Graph (0, 0)][DBLP]
   DATE, 2005, pp:308-309 [Conf]
   
2. Mario García-Valderas, Marta Portela-García, Celia López-Ongil, Luis Entrena-Arrontes
   An Extension of Transient Fault Emulation Techniques to Circuits with Embedded Memories. [Citation Graph (0, 0)][DBLP]
   DDECS, 2006, pp:218-219 [Conf]
   
3. Celia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes
   An Autonomous FPGA-based Emulation System for Fast Fault Tolerant Evaluation. [Citation Graph (0, 0)][DBLP]
   FPL, 2005, pp:397-402 [Conf]
   
4. Michael G. Lorenz, Luis Mengibar, Mario García-Valderas, Luis Entrena
   Power Consumption Reduction Through Dynamic Reconfiguration. [Citation Graph (0, 0)][DBLP]
   FPL, 2004, pp:751-760 [Conf]
   
5. M. G. Valderas, Eduardo de la Torre, F. Ariza, Teresa Riesgo
   Hardware and Software Debugging of FPGA Based Microprocessor Systems Through Debug Logic Insertion. [Citation Graph (0, 0)][DBLP]
   FPL, 2004, pp:1057-1061 [Conf]
   
6. Mario García-Valderas, Celia López-Ongil, Marta Portela-García, Luis Entrena
   Transient Fault Emulation of Hardened Circuits in FPGA Platforms. [Citation Graph (0, 0)][DBLP]
   IOLTS, 2004, pp:109-114 [Conf]
   
7. Celia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes
   Autonomous Transient Fault Emulation on FPGAs for Accelerating Fault Grading. [Citation Graph (0, 0)][DBLP]
   IOLTS, 2005, pp:43-48 [Conf]
   
8. Mario García-Valderas, Marta Portela-García, Celia López-Ongil, Luis Entrena
   Emulation-based Fault Injection in Circuits with Embedded Memories. [Citation Graph (0, 0)][DBLP]
   IOLTS, 2006, pp:183-184 [Conf]
   
9. Marta Portela-García, Celia López-Ongil, Mario García-Valderas, Luis Entrena
   A Rapid Fault Injection Approach for Measuring SEU Sensitivity in Complex Processors. [Citation Graph (0, 0)][DBLP]
   IOLTS, 2007, pp:101-106 [Conf]
   
10. Celia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes
    Techniques for Fast Transient Fault Grading Based on Autonomous Emulation [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]
    
11. 
    SET Emulation Under a Quantized Delay Model. [Citation Graph (, )][DBLP]
    
    
12. 
    Smart Hardening for Round-based Encryption Algorithms: Application to Advanced Encryption Standard. [Citation Graph (, )][DBLP]
    
    
13. 
    Pseudo-random number generation applied to robust modern cryptography: A new technique for block ciphers. [Citation Graph (, )][DBLP]
    
    
14. 
    In-depth analysis of digital circuits against soft errors for selective hardening. [Citation Graph (, )][DBLP]
    
    
15. 
    Briefing power/reliability optimization in embedded software design. [Citation Graph (, )][DBLP]