The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Guenter Stenz: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Aiguo Lu, Guenter Stenz, Frank M. Johannes
    Technology Mapping for Minimizing Gate and Routing Area. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:664-669 [Conf]
  2. Guenter Stenz, Bernhard M. Riess, Bernhard Rohfleisch, Frank M. Johannes
    Timing driven placement in interaction with netlist transformations. [Citation Graph (0, 0)][DBLP]
    ISPD, 1997, pp:36-41 [Conf]
  3. Guenter Stenz, Bernhard M. Riess, Bernhard Rohfleisch, Frank M. Johannes
    Performance optimization by interacting netlist transformations andplacement. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:3, pp:350-358 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002