The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tiehan Lv: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tiehan Lv, Jörg Henkel, Haris Lekatsas, Wayne Wolf
    Enhancing Signal Integrity through a Low-Overhead Encoding Scheme on Address Buses. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10542-10549 [Conf]
  2. Tiehan Lv, Wayne Wolf, Jörg Henkel, Haris Lekatsas
    An Adaptive Dictionary Encoding Scheme for SOC Data Buses. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:1059- [Conf]
  3. Jiang Xu, Wayne Wolf, Jörg Henkel, Srimat T. Chakradhar, Tiehan Lv
    A Case Study in Networks-on-Chip Design for Embedded Video. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:770-777 [Conf]
  4. Wayne Wolf, Burak Ozer, Tiehan Lv
    Exploiting parallelism in media processing using VLIW processor. [Citation Graph (0, 0)][DBLP]
    ICIP (3), 2003, pp:97-100 [Conf]
  5. Chang Hong Lin, Tiehan Lv, Wayne Wolf, Burak Ozer
    A peer-to-peer architecture for distributed real-time gesture recognition. [Citation Graph (0, 0)][DBLP]
    ICME, 2004, pp:57-60 [Conf]
  6. Tiehan Lv, Burak Ozer, Wayne Wolf
    A real-time background subtraction method with camera motion compensation. [Citation Graph (0, 0)][DBLP]
    ICME, 2004, pp:331-334 [Conf]
  7. Wayne Wolf, Burak Ozer, Tiehan Lv
    VLSI Systems for Embedded Video. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2002, pp:3-6 [Conf]
  8. Wayne Wolf, Burak Ozer, Tiehan Lv
    Smart Cameras as Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 2002, v:35, n:9, pp:48-53 [Journal]
  9. Tiehan Lv, Jiang Xu, Wayne Wolf, Burak Ozer, Jörg Henkel, Srimat T. Chakradhar
    A Methodology for Architectural Design of Multimedia Multiprocessor SoCs. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2005, v:22, n:1, pp:18-26 [Journal]
  10. Tiehan Lv, Jörg Henkel, Haris Lekatsas, Wayne Wolf
    A dictionary-based en/decoding scheme for low-power data buses. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:5, pp:943-951 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002