The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Fabiano Hessel: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. César A. M. Marcon, Ney Laert Vilar Calazans, Fernando Gehm Moraes, Altamiro Amadeu Susin, Igor M. Reis, Fabiano Hessel
    Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:502-507 [Conf]
  2. Fabiano Hessel, César A. M. Marcon, Tatiana Gadelha Serra Dos Santos
    High Level RTOS Scheduler Modeling for a Fast Design Validation. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:461-466 [Conf]
  3. Fabiano Hessel, Vitor M. da Rosa, Igor M. Reis, Ricardo Planner, César A. M. Marcon, Altamiro Amadeu Susin
    Abstract RTOS Modeling for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2004, pp:210-216 [Conf]
  4. Melissa Vetromille, Luciano Ost, César A. M. Marcon, Carlos Eduardo Reif, Fabiano Hessel
    RTOS Scheduler Implementation in Hardware and Software for Real Time Applications. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2006, pp:163-168 [Conf]
  5. Ney Laert Vilar Calazans, Edson I. Moreno, Fabiano Hessel, Vitor M. da Rosa, Fernando Moraes, Everton Carara
    From VHDL Register Transfer Level to SystemC Transaction Level Modeling: A Comparative Case Study. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2003, pp:355-0 [Conf]
  6. Fabiano Hessel, Vitor M. da Rosa, Carlos Eduardo Reif, César A. M. Marcon, Tatiana Gadelha Serra Dos Santos
    Scheduling refinement in abstract RTOS models. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2006, v:5, n:2, pp:342-354 [Journal]
  7. David Matschulat, César A. M. Marcon, Fabiano Hessel
    ER-EDF: A QoS Scheduler for Real-Time Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2007, pp:181-188 [Conf]
  8. César A. M. Marcon, Ney Laert Vilar Calazans, Fernando Gehm Moraes, Altamiro Amadeu Susin, Igor M. Reis, Fabiano Hessel
    Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]

  9. A Passive 915 MHz UHF RFID Tag. [Citation Graph (, )][DBLP]


  10. A QoS Scheduler for Real-Time Embedded Systems. [Citation Graph (, )][DBLP]


  11. Hellfire: A design framework for critical embedded systems' applications. [Citation Graph (, )][DBLP]


  12. High-Level Estimation of Execution Time and Energy Consumption for Fast Homogeneous MPSoCs Prototyping. [Citation Graph (, )][DBLP]


  13. A 915 MHz UHF low power RFID tag. [Citation Graph (, )][DBLP]


  14. A VHDL based approach for fast and accurate energy consumption estimations. [Citation Graph (, )][DBLP]


  15. A Flexible Design Flow for a Low Power RFID Tag. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002