The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Paul Muller: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Paul Muller, Armin Tajalli, Seyed Mojtaba Atarodi, Yusuf Leblebici
    Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:258-263 [Conf]
  2. Armin Tajalli, Paul Muller, Seyed Mojtaba Atarodi, Yusuf Leblebici
    A low-power, multichannel gated oscillator-based CDR for short-haul applications. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2005, pp:107-110 [Conf]
  3. Armin Tajalli, Paul Muller, Seyed Mojtaba Atarodi, Yusuf Leblebici
    Analysis and modeling of jitter and frequency tolerance in gated oscillator based CDRs. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  4. Paul Muller, Armin Tajalli, Seyed Mojtaba Atarodi, Yusuf Leblebici
    Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]

  5. Jitter Tolerance Analysis of Clock and Data Recovery Circuits. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002