The SCEAS System
Navigation Menu

Search the dblp DataBase


Hidenari Nakashima: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hidenari Nakashima, Junpei Inoue, Kenichi Okada, Kazuya Masu
    ULSI Interconnect Length Distribution Model Considering Core Utilization. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:1210-1217 [Conf]
  2. Takanori Kyogoku, Junpei Inoue, Hidenari Nakashima, Takumi Uezono, Kenichi Okada, Kazuya Masu
    Wire Length Distribution Model Considering Core Utilization for System on Chip. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2005, pp:276-277 [Conf]

Search in 0.001secs, Finished in 0.001secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002