Search the dblp DataBase

Publications of Author

1. Robert Pasko, Serge Vernalde, Patrick Schaumont
   Techniques to Evolve a C++ Based System Design Language. [Citation Graph (0, 0)][DBLP]
   DATE, 2002, pp:302-309 [Conf]
   
2. Richard Stahl, Robert Pasko, Francky Catthoor, Rudy Lauwereins, Diederik Verkest
   High-Level Data-Access Analysis for Characterisation of (Sub)task-Level Parallelism in Java. [Citation Graph (0, 0)][DBLP]
   HIPS, 2004, pp:31-40 [Conf]
   
3. Richard Stahl, Robert Pasko, Francky Catthoor, Rudy Lauwereins, Diederik Verkest
   High-Level Data-Access Analysis for Characterisation of (Sub)task-Level Parallelism in Java. [Citation Graph (0, 0)][DBLP]
   IPDPS, 2004, pp:31-40 [Conf]
   
4. Robert Pasko, Patrick Schaumont, Veerle Derudder, Daniela Durackova
   Optimization Method for Broadband Modem FIR Filter Design using Common Subexpression Elimination. [Citation Graph (0, 0)][DBLP]
   ISSS, 1997, pp:100-106 [Conf]
   
5. Dirk Desmet, Prabhat Avasare, Paul Coene, Stijn Decneut, Filip Hendrickx, Théodore Marescaux, Jean-Yves Mignolet, Robert Pasko, Patrick Schaumont, Diederik Verkest
   Design of Cam-E-leon, a Run-Time Reconfigurable Web Camera. [Citation Graph (0, 0)][DBLP]
   Embedded Processor Design Challenges, 2002, pp:274-290 [Conf]
   
6. Richard Stahl, Robert Pasko, Luc Rijnders, Diederik Verkest, Serge Vernalde, Rudy Lauwereins, Francky Catthoor
   Performance Analysis for Identification of (Sub-)Task-Level Parallelism in Java. [Citation Graph (0, 0)][DBLP]
   SCOPES, 2003, pp:313-328 [Conf]
   
7. Robert Pasko, Patrick Schaumont, Veerle Derudder, Serge Vernalde, Daniela Durackova
   A new algorithm for elimination of common subexpressions. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:1, pp:58-68 [Journal]
   
8. 
   Building heterogeneous plaftorm simulators in C++. [Citation Graph (, )][DBLP]