The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Thijs Krol: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Michèl A. J. Rosien, Yuanqing Guo, Gerard J. M. Smit, Thijs Krol
    Mapping Applications to an FPFA Tile. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:11124-11125 [Conf]
  2. Omar Mansour, Egbert Molenkamp, Thijs Krol
    The Synthesis of a Hardware Scheduler for Non-Manifest Loops. [Citation Graph (0, 0)][DBLP]
    DSD, 2002, pp:78-85 [Conf]
  3. André Postma, Gerie Hartman, Thijs Krol
    Removal of all Faulty Nodes from a Fault-Tolerant Service by means of Distributed Diagnosis with Imperfect Fault Coverage. [Citation Graph (0, 0)][DBLP]
    EDCC, 1996, pp:385-402 [Conf]
  4. Thijs Krol
    Interactive Consistency Algorithms based on Voting and Error-correcting Codes. [Citation Graph (0, 0)][DBLP]
    FTCS, 1995, pp:89-98 [Conf]
  5. A. W. M. v. d. Enden, Thijs Krol
    A Proposal for a Wideband Digital Satellite Switch. [Citation Graph (0, 0)][DBLP]
    ICC (1), 1984, pp:299-302 [Conf]
  6. Thijs Krol, A. W. M. v. d. Enden
    A Mathematical Description of the Behaviour of Time Division Multiplex Exchanges. [Citation Graph (0, 0)][DBLP]
    ICC (1), 1984, pp:303-306 [Conf]
  7. André Postma, Thijs Krol
    Interactive Consistency in Quasi-Asynchronous Systems. [Citation Graph (0, 0)][DBLP]
    ICECCS, 1996, pp:2-9 [Conf]
  8. André Postma, Thijs Krol, Egbert Molenkamp
    Distributed cryptographic function application protocols. [Citation Graph (0, 0)][DBLP]
    ICICS, 1997, pp:435-439 [Conf]
  9. Thijs Krol
    (N, K) Concept Fault Tolerance. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:4, pp:339-349 [Journal]
  10. Philippe Piret, Thijs Krol
    MDS convolutional codes. [Citation Graph (0, 0)][DBLP]
    IEEE Transactions on Information Theory, 1983, v:29, n:2, pp:224-232 [Journal]
  11. André B. J. Kokkeler, Gerard J. M. Smit, Thijs Krol, Jan Kuper
    Cyclostationary feature detection on a tiled-SoC. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:171-176 [Conf]

  12. Interconnecting Lock-Step Synchronous Fault-Tolerant Systems Based on Voting and Error-Correcting Codes. [Citation Graph (, )][DBLP]


Search in 0.046secs, Finished in 0.047secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002