The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Martino Ruggiero: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Martino Ruggiero, Alessio Guerri, Davide Bertozzi, Francesco Poletti, Michela Milano
    Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:3-8 [Conf]
  2. Marco Mantovani, Simone Leardini, Martino Ruggiero, Andrea Acquaviva, Luca Benini
    A lightweight parallel java execution environment for embedded multiprocessor systems-on-chip. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:509-512 [Conf]
  3. Martino Ruggiero, Andrea Acquaviva, Davide Bertozzi, Luca Benini
    Application-Specific Power-Aware Workload Allocation for Voltage Scalable MPSoC Platforms. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:87-93 [Conf]
  4. Simone Medardoni, Martino Ruggiero, Davide Bertozzi, Luca Benini, Giovanni Strano, Carlo Pistritto
    Interactive presentation: Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:660-665 [Conf]

  5. A Constraint Programming Approach for Allocation and Scheduling on the CELL Broadband Engine. [Citation Graph (, )][DBLP]


  6. Multi-stage Benders Decomposition for Optimizing Multicore Architectures. [Citation Graph (, )][DBLP]


  7. Visual quality analysis for dynamic backlight scaling in LCD systems. [Citation Graph (, )][DBLP]


  8. Efficient OpenMP data mapping for multicore platforms with vertically stacked memory. [Citation Graph (, )][DBLP]


  9. Parallel subdivision surface rendering and animation on the Cell BE processor. [Citation Graph (, )][DBLP]


  10. Cellflow: A Parallel Application Development Environment with Run-Time Support for the Cell BE Processor. [Citation Graph (, )][DBLP]


  11. Communication-aware stochastic allocation and scheduling framework for conditional task graphs in multi-processor systems-on-chip. [Citation Graph (, )][DBLP]


  12. DBS4video: dynamic luminance backlight scaling based on multi-histogram frame characterization for video streaming application. [Citation Graph (, )][DBLP]


  13. HVS-DBS: human visual system-aware dynamic luminance backlight scaling for video streaming applications. [Citation Graph (, )][DBLP]


  14. MP-Queue: an Efficient Communication Library for Embedded Streaming Multimedia Platforms. [Citation Graph (, )][DBLP]


  15. Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs. [Citation Graph (, )][DBLP]


  16. Scalable instruction set simulator for thousand-core architectures running on GPGPUs. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002