The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Gaston Cambon: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gilles Sassatelli, Lionel Torres, Pascal Benoit, Thierry Gil, Camille Diou, Gaston Cambon, Jérôme Galy
    Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:553-558 [Conf]
  2. Pascal Benoit, Lionel Torres, Gilles Sassatelli, Michel Robert, Gaston Cambon
    Dynamic hardware multiplexing for coarse grain reconfigurable architectures. [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:270- [Conf]
  3. Nicolas Bruchon, Lionel Torres, Gilles Sassatelli, Gaston Cambon
    Magnetic tunnelling junction based FPGA. [Citation Graph (0, 0)][DBLP]
    FPGA, 2006, pp:123-130 [Conf]
  4. Nicolas Bruchon, Gaston Cambon, Lionel Torres, Gilles Sassatelli
    Magnetic remanent memory structures for dynamically reconfigurable fine grain FPGA. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:687-690 [Conf]
  5. Pascal Benoit, Jürgen Becker, Michel Robert, Lionel Torres, Gilles Sassatelli, Gaston Cambon
    Run-Time Scheduling for Random Multi-Tasking in Reconfigurable Coprocessors. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:703-706 [Conf]
  6. Pascal Benoit, Gilles Sassatelli, Lionel Torres, Michel Robert, Gaston Cambon, Didier Demigny
    A Novel Approach for Architectural Model Characterization. An Example through the Systolic Ring. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:722-732 [Conf]
  7. Sébastien Pillement, Lionel Torres, Michel Robert, Gaston Cambon
    Concurrent Design of Hardware/Software Dedicated Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 1996, pp:410-414 [Conf]
  8. Gilles Sassatelli, Lionel Torres, Jérôme Galy, Gaston Cambon, Camille Diou
    The Systolic Ring: A Dynamically Reconfigurable Architecture for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 2001, pp:409-419 [Conf]
  9. Gilles Sassatelli, Lionel Torres, Pascal Benoit, Gaston Cambon, Michel Robert, Jérôme Galy
    Dynamically Reconfigurable Architectures for Digital Signal Processing Applications. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2001, pp:63-74 [Conf]
  10. Pascal Benoit, Gilles Sassatelli, Lionel Torres, Didier Demigny, Michel Robert, Gaston Cambon
    Metrics for Reconfigurable Architectures Characterization: Remanence and Scalability. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:176- [Conf]
  11. Pascal Benoit, Lionel Torres, Gilles Sassatelli, Michel Robert, Gaston Cambon
    Automatic Task Scheduling / Loop Unrolling using Dedicated RTR Controllers in Coarse Grain Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  12. Pascal Benoit, Lionel Torres, Gilles Sassatelli, Michel Robert, Gaston Cambon, Jürgen Becker
    Dynamic Hardware Multiplexing: Improving Adaptability with a Run Time Reconfiguration Manager. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:251-256 [Conf]
  13. Nicolas Bruchon, Lionel Torres, Gilles Sassatelli, Gaston Cambon
    New non-volatile FPGA concept using Magnetic Tunneling Junction. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:269-276 [Conf]
  14. Nicolas Bruchon, Lionel Torres, Gilles Sassatelli, Gaston Cambon
    Technological hybridization for efficient runtime reconfigurable FPGAs. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:29-34 [Conf]
  15. Nicolas Bruchon, Gaston Cambon, Lionel Torres, Gilles Sassatelli
    Non-volatile SRAM-FPGA based on magnetic tunnelling junction. [Citation Graph (0, 0)][DBLP]
    ReCoSoC, 2005, pp:113-120 [Conf]
  16. Nicolas Bruchon, Lionel Torres, Gilles Sassatelli, Gaston Cambon
    Remanent SRAM Structure for Runtime Reconfigurable FPGA. [Citation Graph (0, 0)][DBLP]
    ReCoSoC, 2006, pp:124-130 [Conf]
  17. Daniel Mesquita, Jean-Denis Techer, Lionel Torres, Gilles Sassatelli, Gaston Cambon, Michel Robert, Fernando Moraes
    A new hardware countermeasure for masking power signatures of crypto cores. [Citation Graph (0, 0)][DBLP]
    ReCoSoC, 2005, pp:169-176 [Conf]
  18. Sébastien Pillement, Lionel Torres, Michel Robert, Gaston Cambon
    Fast Prototyping: A Case Study - The JPEG Compression Algorithm. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 1999, pp:87-0 [Conf]
  19. Gilles Sassatelli, Gaston Cambon, Jérôme Galy, Lionel Torres
    A Dynamically Reconfigurable Architecture for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2001, pp:32-37 [Conf]
  20. Pascal Benoit, Gilles Sassatelli, Lionel Torres, Didier Demigny, Michel Robert, Gaston Cambon
    Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability. [Citation Graph (0, 0)][DBLP]
    SAMOS, 2004, pp:128-137 [Conf]
  21. Daniel Mesquita, Jean-Denis Techer, Lionel Torres, Gilles Sassatelli, Gaston Cambon, Michel Robert, Fernando Moraes
    Current mask generation: a transistor level security against DPA attacks. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2005, pp:115-120 [Conf]
  22. Michel Renovell, Gaston Cambon
    Electrical analysis and modeling of floating-gate fault. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:11, pp:1450-1458 [Journal]

Search in 4.652secs, Finished in 4.653secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002