|
Search the dblp DataBase
Mario Steinert:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Oliver Schliebusch, Anupam Chattopadhyay, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Mario Steinert, Gunnar Braun, Achim Nohl
RTL Processor Synthesis for Architecture Exploration and Implementation. [Citation Graph (0, 0)][DBLP] DATE, 2004, pp:156-160 [Conf]
- Mario Steinert, Stefano Marsili
Power consumption optimization for low latency Viterbi Decoder. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2004, pp:377-380 [Conf]
- S. R. Meier, Mario Steinert, S. Buch
Testability of path history memories with register-exchange architecture used in Viterbi-decoders. [Citation Graph (0, 0)][DBLP] ISCAS (3), 2002, pp:165-168 [Conf]
Search in 0.001secs, Finished in 0.001secs
|