|
Search the dblp DataBase
Balasubramanian Sethuraman:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Balasubramanian Sethuraman, Ranga Vemuri
optiMap: a tool for automated generation of noc architectures using multi-port routers for FPGAs. [Citation Graph (0, 0)][DBLP] DATE, 2006, pp:947-952 [Conf]
- Jawad Khan, Balasubramanian Sethuraman, Ranga Vemuri
A Power-Performance Trade-off Methodology for Portable Reconfigurable Platforms. [Citation Graph (0, 0)][DBLP] ERSA, 2004, pp:33-37 [Conf]
- Balasubramanian Sethuraman, Prasun Bhattacharya, Jawad Khan, Ranga Vemuri
LiPaR: A light-weight parallel router for FPGA-based networks-on-chip. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2005, pp:452-457 [Conf]
- Balasubramanian Sethuraman, Ranga Vemuri
A Force-directed Approach for Fast Generation of Efficient Multi-Port NoC Architectures. [Citation Graph (0, 0)][DBLP] VLSI Design, 2007, pp:419-426 [Conf]
- Balasubramanian Sethuraman
Novel Methodologies for Performance & Power Efficient Reconfigurable Networks-on-Chip. [Citation Graph (0, 0)][DBLP] FPL, 2006, pp:1-2 [Conf]
- Balasubramanian Sethuraman, Ranga Vemuri
Multi2 Router: A Novel Multi Local Port Router Architecture with Broadcast Facility for FPGA-Based Networks-on-Chip. [Citation Graph (0, 0)][DBLP] FPL, 2006, pp:1-4 [Conf]
A methodology for application-specific NoC architecture generation in a dynamic task structure environment. [Citation Graph (, )][DBLP]
Power variations of multi-port routers in an application-specific NoC design : A case study. [Citation Graph (, )][DBLP]
Multicasting based topology generation and core mapping for a power efficient networks-on-chip. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|