|
Search the dblp DataBase
Isamu Kajitani:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Isamu Kajitani, Tsutomu Hoshino, Nobuki Kajihara, Masaya Iwata, Tetsuya Higuchi
An Evolvable Hardware Chip and Its Application as a Multi-Function Prosthetic Hand Controller. [Citation Graph (0, 0)][DBLP] AAAI/IAAI, 1999, pp:182-187 [Conf]
- Isamu Kajitani, Tsutomu Hoshino, Masaya Iwata, Tetsuya Higuchi
Variable Length Chromosome GA for Evolvable Hardware. [Citation Graph (0, 0)][DBLP] International Conference on Evolutionary Computation, 1996, pp:443-447 [Conf]
- Tetsuya Higuchi, Masaya Iwata, Isamu Kajitani, Hitoshi Iba, Yuji Hirao, Tatsumi Furuya, Bernard Manderick
Evolvable Hardware and Its Applications to Pattern Recognition and Fault-Tolerant Systems. [Citation Graph (0, 0)][DBLP] Towards Evolvable Hardware, 1995, pp:118-135 [Conf]
- Masaya Iwata, Isamu Kajitani, Yong Liu, Nobuki Kajihara, Tetsuya Higuchi
Implementation of a Gate-Level Evolvable Hardware Chip. [Citation Graph (0, 0)][DBLP] ICES, 2001, pp:38-49 [Conf]
- Isamu Kajitani, Tsutomu Hoshino, Daisuke Nishikawa, Hiroshi Yokoi, Shougo Nakaya, Tsukasa Yamauchi, Takeshi Inuo, Nobuki Kajihara, Masaya Iwata, Didier Keymeulen, Tetsuya Higuchi
A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI. [Citation Graph (0, 0)][DBLP] ICES, 1998, pp:1-12 [Conf]
- Masahiro Murakawa, Shuji Yoshizawa, Isamu Kajitani, Tetsuya Higuchi
On-line Adaptation of Neural Networks with Evolvable Hardware. [Citation Graph (0, 0)][DBLP] ICGA, 1997, pp:792-800 [Conf]
- Masahiro Murakawa, Shuji Yoshizawa, Isamu Kajitani, Tetsuya Higuchi
Evolvable Hardware for Generalized Neural Networks. [Citation Graph (0, 0)][DBLP] IJCAI, 1997, pp:1146-1155 [Conf]
- Masaya Iwata, Isamu Kajitani, Hitoshi Yamada, Hitoshi Iba, Tetsuya Higuchi
A Pattern Recognition System Using Evolvable Hardware. [Citation Graph (0, 0)][DBLP] PPSN, 1996, pp:761-770 [Conf]
- Masahiro Murakawa, Shuji Yoshizawa, Isamu Kajitani, Tatsumi Furuya, Masaya Iwata, Tetsuya Higuchi
Hardware Evolution at Function Level. [Citation Graph (0, 0)][DBLP] PPSN, 1996, pp:62-71 [Conf]
- Yukihiko Toquenaga, Isamu Kajitani, Tsutomu Hoshino
Egrets of a Feather Flock Together. [Citation Graph (0, 0)][DBLP] Artificial Life, 1994, v:1, n:4, pp:391-411 [Journal]
- Masaya Iwata, Isamu Kajitani, Masahiro Murakawa, Yuji Hirao, Hitoshi Iba, Tetsuya Higuchi
Pattern recognition system using evolvable hardware. [Citation Graph (0, 0)][DBLP] Systems and Computers in Japan, 2000, v:31, n:4, pp:1-11 [Journal]
- Masahiro Murakawa, Shuji Yoshizawa, Isamu Kajitani, Xin Yao, Nobuki Kajihara, Masaya Iwata, Tetsuya Higuchi
The GRD Chip: Genetic Reconfiguration of DSPs for Neural Network Processing. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 1999, v:48, n:6, pp:628-639 [Journal]
- Tetsuya Higuchi, Masaya Iwata, Didier Keymeulen, Hidenori Sakanashi, Masahiro Murakawa, Isamu Kajitani, Eiichi Takahashi, Kenji Toda, Mehrdad Salami, Nobuki Kajihara, Nobuyuki Otsu
Real-world applications of analog and digital evolvable hardware . [Citation Graph (0, 0)][DBLP] IEEE Trans. Evolutionary Computation, 1999, v:3, n:3, pp:220-235 [Journal]
Proposal for LDPC Code Design System Using Multi-Objective Optimization and FPGA-Based Emulation. [Citation Graph (, )][DBLP]
World-Wide Accessible LDPC Encoder/Decoder Generator Using Web-Based GUI and API. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|