The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tsutomu Hoshino: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Isamu Kajitani, Tsutomu Hoshino, Nobuki Kajihara, Masaya Iwata, Tetsuya Higuchi
    An Evolvable Hardware Chip and Its Application as a Multi-Function Prosthetic Hand Controller. [Citation Graph (0, 0)][DBLP]
    AAAI/IAAI, 1999, pp:182-187 [Conf]
  2. Youhei Hori, Minenobu Seki, Reijer Grimbergen, Tsutomu Maruyama, Tsutomu Hoshino
    A Shogi Processor with a Field Programmable Gate Array. [Citation Graph (0, 0)][DBLP]
    Computers and Games, 2000, pp:297-314 [Conf]
  3. Yoshiki Yamaguchi, Tsutomu Maruyama, Tsutomu Hoshino
    High Speed Hardware Computation of Co-evolution Models. [Citation Graph (0, 0)][DBLP]
    ECAL, 1999, pp:566-574 [Conf]
  4. Tsutomu Maruyama, Tsutomu Hoshino
    A C to HDL Compiler for Pipeline Processing on FPGAs. [Citation Graph (0, 0)][DBLP]
    FCCM, 2000, pp:101-112 [Conf]
  5. Tomoyoshi Kobori, Tsutomu Maruyama, Tsutomu Hoshino
    High Speed Computation of Lattice gas Automata with FPFA. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:801-804 [Conf]
  6. Tsutomu Maruyama, Terunobu Funatsu, Tsutomu Hoshino
    A Field-Programmable Gate-Array System for Evolutionary Computation. [Citation Graph (0, 0)][DBLP]
    FPL, 1998, pp:356-365 [Conf]
  7. Tsutomu Maruyama, Tsutomu Hoshino
    A Reconfigurable Architecture for High Speed Computation by Pipeline Processing. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:514-519 [Conf]
  8. Tsutomu Maruyama, Masaaki Takagi, Tsutomu Hoshino
    Hardware Implementation Techniques for Recursive Calls and Loops. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:450-455 [Conf]
  9. Takashi Saito, Tsutomu Maruyama, Tsutomu Hoshino, Saburo Hirano
    A Music Synthesizer on FPGA. [Citation Graph (0, 0)][DBLP]
    FPL, 2001, pp:377-387 [Conf]
  10. Yoshiki Yamaguchi, Akira Miyashita, Tsutomu Maruyama, Tsutomu Hoshino
    A Co-processor System with a Virtex FPGA for Evolutionary Computation. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:240-249 [Conf]
  11. Isamu Kajitani, Tsutomu Hoshino, Masaya Iwata, Tetsuya Higuchi
    Variable Length Chromosome GA for Evolvable Hardware. [Citation Graph (0, 0)][DBLP]
    International Conference on Evolutionary Computation, 1996, pp:443-447 [Conf]
  12. Isamu Kajitani, Tsutomu Hoshino, Daisuke Nishikawa, Hiroshi Yokoi, Shougo Nakaya, Tsukasa Yamauchi, Takeshi Inuo, Nobuki Kajihara, Masaya Iwata, Didier Keymeulen, Tetsuya Higuchi
    A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI. [Citation Graph (0, 0)][DBLP]
    ICES, 1998, pp:1-12 [Conf]
  13. Tsutomu Hoshino, Takeshi Kamimura, Toshihiro Iida, Tomonori Shirakawa
    Parallelized ADI Scheme Using GECR (Gauss-Elimination-Cyclic-Reduction) Method and Implementation of Navier-Stokes Equation in the PAX computer. [Citation Graph (0, 0)][DBLP]
    ICPP, 1985, pp:426-433 [Conf]
  14. Tsutomu Hoshino, Tomonori Shirakawa, Takeshi Kamimura, Takahisa Kageyama, Kiyo Takenouchi, Hidehiko Abe, Satoshi Sekiguchi, Yoshio Oyanagi, Toshio Kawai
    Highly Parallel Processor Array "PAX" for Wide Scientific Applications. [Citation Graph (0, 0)][DBLP]
    ICPP, 1983, pp:95-105 [Conf]
  15. Tsutomu Hoshino, Tomonori Shirakawa, Yoshio Oyanagi, Kiyo Takenouchi, Toshio Kawai
    Super Freedom Simulator PAX. [Citation Graph (0, 0)][DBLP]
    VLSI Engineering, 1984, pp:39-51 [Conf]
  16. Yukihiko Toquenaga, Isamu Kajitani, Tsutomu Hoshino
    Egrets of a Feather Flock Together. [Citation Graph (0, 0)][DBLP]
    Artificial Life, 1994, v:1, n:4, pp:391-411 [Journal]
  17. Tsutomu Hoshino, Daisuke Mitsumoto, Tohru Nagano
    Fractal Fitness Landscape and Loss of Robustness in Evolutionary Robot Navigation. [Citation Graph (0, 0)][DBLP]
    Auton. Robots, 1998, v:5, n:2, pp:199-213 [Journal]
  18. Tsutomu Hoshino, Robert Hiromoto, Satoshi Sekiguchi, S. Majima
    Mapping schemes of the particle-in-cell method implemented on the PAX computer. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1988, v:9, n:1, pp:53-75 [Journal]
  19. Tsutomu Hoshino, Tomonori Shirakawa, Keiichi Tsuboi
    Mesh-connected parallel computer PAX for scientific applications. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1987, v:5, n:3, pp:363-371 [Journal]
  20. Tsutomu Hoshino, Toshio Kawai, Tomonori Shirakawa, Junichi Higashino, Akira Yamaoka, Hachidai Ito, Takashi Sato, Kazuo Sawada
    PACS: A Parallel Microprocessor Array for Scientific Calculations [Citation Graph (0, 0)][DBLP]
    ACM Trans. Comput. Syst., 1983, v:1, n:3, pp:195-221 [Journal]

Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002