The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Faress Tissafi-Drissi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Faress Tissafi-Drissi, Ian O'Connor, Frédéric Gaffiot
    RUNE: Platform for Automated Design of Integrated Multi-Domain Systems. Application to High-Speed CMOS Photoreceiver Front-Ends. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:16-21 [Conf]
  2. Grzegorz Tosik, Frédéric Gaffiot, Zbigniew Lisik, Ian O'Connor, Faress Tissafi-Drissi
    Optical versus Electrical Interconnections for Clock Distribution Networks in New VLSI Technologies. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:461-470 [Conf]
  3. Ian O'Connor, Matthieu Briere, Emmanuel Drouard, Art Kazmierczak, Faress Tissafi-Drissi, David Navarro, Fabien Mieyeville, Joni Dambre, Dirk Stroobandt, J.-M. Fedeli, Zbigniew Lisik, Frédéric Gaffiot
    Towards reconfigurable optical networks on chip. [Citation Graph (0, 0)][DBLP]
    ReCoSoC, 2005, pp:121-128 [Conf]
  4. Faress Tissafi-Drissi, Ian O'Connor, Fabien Mieyeville, Frédéric Gaffiot
    Design Methodologies for High-Speed CMOS Photoreceiver Front-Ends. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2003, pp:323-328 [Conf]
  5. Ian O'Connor, Faress Tissafi-Drissi, Frédéric Gaffiot, Joni Dambre, Michiel De Wilde, Jan Van Campenhout, D. Van Thourhout, Dirk Stroobandt
    Systematic Simulation-Based Predictive Synthesis of Integrated Optical Interconnect. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2007, v:15, n:8, pp:927-940 [Journal]

  6. UML/XML based approach to hierarchical AMS Synthesis. [Citation Graph (, )][DBLP]


  7. Hierarchical synthesis of high-speed CMOS photoreceiver front-ends using a multi-domain behavioural description language. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002