The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Angela Arapoyanni: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Y. Tsiatouhas, Th. Haniotakis, Angela Arapoyanni, Dimitris Nikolos
    A Versatile Built-In Self-Test Scheme for Delay Fault Testing. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:756- [Conf]
  2. Y. Tsiatouhas, Angela Arapoyanni, Dimitris Nikolos, Th. Haniotakis
    A Hierarchical Architecture for Concurrent Soft Error Detection Based on Current Sensing. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2002, pp:56-60 [Conf]
  3. Y. Tsiatouhas, S. Matakias, Angela Arapoyanni, Th. Haniotakis
    A Sense Amplifier Based Circuit for Concurrent Detection of Soft and Timing Errors in CMOS ICs. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2003, pp:12-16 [Conf]
  4. S. Matakias, Y. Tsiatouhas, Themistoklis Haniotakis, Angela Arapoyanni, Aristides Efthymiou
    Fast, Parallel Two-Rail Code Checker with Enhanced Testability. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2005, pp:149-156 [Conf]
  5. Yiannis Moisiadis, A. I. Bouras, Angela Arapoyanni, Lampros Dermentzoglou
    A high-performance low-power static differential double edge-triggered flip-flop. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:802-805 [Conf]
  6. Yiannis Moisiadis, I. Bouras, Angela Arapoyanni
    A CMOS differential logic for low-power and high-speed applications. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:140-143 [Conf]
  7. A. Chrisanthopoulos, Y. Tsiatouhas, Angela Arapoyanni, Themistoklis Haniotakis
    SRAM oriented memory sense amplifier design in 0.18 /spl mu/m CMOS technology. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:145-148 [Conf]
  8. Lampros Dermentzoglou, Y. Tsiatouhas, Angela Arapoyanni
    A Built-In Self-Test Scheme for Differential Ring Oscillators. [Citation Graph (0, 0)][DBLP]
    ISQED, 2005, pp:448-452 [Conf]
  9. Y. Tsiatouhas, Th. Haniotakis, Angela Arapoyanni
    An Embedded IDDQ Testing Architecture and Technique. [Citation Graph (0, 0)][DBLP]
    ISQED, 2003, pp:442-0 [Conf]
  10. Y. Tsiatouhas, Th. Haniotakis, Dimitris Nikolos, Angela Arapoyanni
    Extending the Viability of IDDQ Testing in the Deep Submicron Era. [Citation Graph (0, 0)][DBLP]
    ISQED, 2002, pp:100-105 [Conf]
  11. S. Matakias, Y. Tsiatouhas, Th. Haniotakis, Angela Arapoyanni
    Ultra Fast and Low Cost Parallel Two-Rail Code Checker Targeting High Fan-In Applications . [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2004, pp:293-296 [Conf]
  12. G. Kamoulakos, A. Chrisanthopoulos, Y. Tsiatouhas, Angela Arapoyanni
    Management of charge pump circuits. [Citation Graph (0, 0)][DBLP]
    Integration, 2000, v:30, n:1, pp:91-101 [Journal]
  13. Y. Tsiatouhas, Yiannis Moisiadis, Th. Haniotakis, Dimitris Nikolos, Angela Arapoyanni
    A new technique for IDDQ testing in nanometer technologies. [Citation Graph (0, 0)][DBLP]
    Integration, 2002, v:31, n:2, pp:183-194 [Journal]
  14. Y. Tsiatouhas, Angela Arapoyanni
    High fan-in differential current mirror logic. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

Search in 0.057secs, Finished in 0.057secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002