Search the dblp DataBase

Publications of Author

1. Andreas G. Veneris, Jiang Brandon Liu, Mandana Amiri, Magdy S. Abadir
   Incremental Diagnosis and Correction of Multiple Faults and Errors. [Citation Graph (0, 0)][DBLP]
   DATE, 2002, pp:716-721 [Conf]
   
2. Jiang Brandon Liu, Magdy S. Abadir, Andreas G. Veneris, Sean Safarpour
   Diagnosing multiple transition faults in the absence of timing information. [Citation Graph (0, 0)][DBLP]
   ACM Great Lakes Symposium on VLSI, 2005, pp:193-196 [Conf]
   
3. Jiang Brandon Liu, Andreas G. Veneris, Hiroshi Takahashi
   Incremental Diagnosis of Multiple Open-Interconnects. [Citation Graph (0, 0)][DBLP]
   ITC, 2002, pp:1085-1092 [Conf]
   
4. Yu-Shen Yang, Jiang Brandon Liu, Paul J. Thadikaran, Andreas G. Veneris
   Extraction Error Diagnosis and Correction in High-Performance Designs. [Citation Graph (0, 0)][DBLP]
   ITC, 2003, pp:423-430 [Conf]
   
5. M. Moiz Khan, Spyros Tragoudas, Magdy S. Abadir, Jiang Brandon Liu
   Identification of Gates for Covering all Critical Paths. [Citation Graph (0, 0)][DBLP]
   MTV, 2004, pp:92-96 [Conf]
   
6. Yu-Shen Yang, Jiang Brandon Liu, Paul J. Thadikaran, Andreas G. Veneris
   Extraction Error Analysis, Diagnosis and Correction in Custom-Made High-Performance Designs. [Citation Graph (0, 0)][DBLP]
   MTV, 2003, pp:54-59 [Conf]
   
7. Frances K. Skinner, Jiang Brandon Liu
   NNET: linking small- and large-scale network models. [Citation Graph (0, 0)][DBLP]
   Neurocomputing, 2003, v:52, n:, pp:381-387 [Journal]
   
8. Jiang Brandon Liu, Andreas G. Veneris
   Incremental fault diagnosis. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:2, pp:240-251 [Journal]
   
9. Andreas G. Veneris, Jiang Brandon Liu
   Incremental Design Debugging in a Logic Synthesis Environment. [Citation Graph (0, 0)][DBLP]
   J. Electronic Testing, 2005, v:21, n:5, pp:485-494 [Journal]