The SCEAS System
Navigation Menu

Search the dblp DataBase


Alexander Viehl: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Alexander Viehl, Timo Schönwald, Oliver Bringmann, Wolfgang Rosenstiel
    Formal performance analysis and simulation of UML/SysML models for ESL design. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:242-247 [Conf]
  2. Alexander Viehl, Markus Schwarz, Oliver Bringmann, Wolfgang Rosenstiel
    A Hybrid Approach for System-Level Design Evaluation. [Citation Graph (0, 0)][DBLP]
    IESS, 2007, pp:165-178 [Conf]

  3. Control-Flow Aware Communication and Conflict Analysis of Parallel Processes. [Citation Graph (, )][DBLP]

  4. Bottom-up performance analysis considering time slice based software scheduling at system level. [Citation Graph (, )][DBLP]

  5. Probabilistic performance risk analysis at system-level. [Citation Graph (, )][DBLP]

  6. High-performance timing simulation of embedded software. [Citation Graph (, )][DBLP]

  7. White box performance analysis considering static non-preemptive software scheduling. [Citation Graph (, )][DBLP]

  8. Towards assertion-based verification of heterogeneous system designs. [Citation Graph (, )][DBLP]

  9. Integrated Requirement Evaluation of Non-Functional System-on-Chip Properties. [Citation Graph (, )][DBLP]

Search in 0.014secs, Finished in 0.015secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002