The SCEAS System
Navigation Menu

Search the dblp DataBase


F. Viglione: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. F. Viglione, Guido Masera, Gianluca Piccinini, M. Ruo Roch, Maurizio Zamboni
    A 50 Mbit/s Iterative Turbo-Decoder. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:176-180 [Conf]
  2. Guido Masera, M. Mazza, Gianluca Piccinini, F. Viglione, Maurizio Zamboni
    Architectural strategies for low-power VLSI turbo decoders. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2002, v:10, n:3, pp:279-285 [Journal]
  3. R. Hossain, F. Viglione, M. Cavalli
    Designing fast on-chip interconnects for deep submicrometer technologies. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:2, pp:276-280 [Journal]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002