|
Search the dblp DataBase
Hangsheng Wang:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Hangsheng Wang, Li-Shiuan Peh, Sharad Malik
A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks. [Citation Graph (0, 0)][DBLP] DATE, 2005, pp:1238-1243 [Conf]
- Wei Qin, Subramanian Rajagopalan, Manish Vachharajani, Hangsheng Wang, Xinping Zhu, David I. August, Kurt Keutzer, Sharad Malik, Li-Shiuan Peh
Design Tools for Application Specific Embedded Processors. [Citation Graph (0, 0)][DBLP] EMSOFT, 2002, pp:319-333 [Conf]
- Vassos Soteriou, Hangsheng Wang, Li-Shiuan Peh
A Statistical Traffic Model for On-Chip Interconnection Networks. [Citation Graph (0, 0)][DBLP] MASCOTS, 2006, pp:104-116 [Conf]
- Hangsheng Wang, Li-Shiuan Peh, Sharad Malik
Power-driven Design of Router Microarchitectures in On-chip Networks. [Citation Graph (0, 0)][DBLP] MICRO, 2003, pp:105-116 [Conf]
- Hangsheng Wang, Xinping Zhu, Li-Shiuan Peh, Sharad Malik
Orion: a power-performance simulator for interconnection networks. [Citation Graph (0, 0)][DBLP] MICRO, 2002, pp:294-305 [Conf]
- Hangsheng Wang, Li-Shiuan Peh, Sharad Malik
A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2003, v:23, n:1, pp:26-35 [Journal]
- Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin Li, Li-Shiuan Peh
Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2007, v:15, n:8, pp:855-868 [Journal]
Accelerating multi-party scheduling for transaction-level modeling. [Citation Graph (, )][DBLP]
A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers. [Citation Graph (, )][DBLP]
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|