Search the dblp DataBase
Oscal T.-C. Chen :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Oscal T.-C. Chen , Z. Zhang , Bing J. Sheu An Adaptive High-Speed Lossy Data Compression. [Citation Graph (0, 0)][DBLP ] Data Compression Conference, 1992, pp:349-358 [Conf ] Wai-Chi Fang , Bing J. Sheu , Oscal T.-C. Chen A Neural Network Based VLSI Vector Quantizer for Real-Time Image Compression. [Citation Graph (0, 0)][DBLP ] Data Compression Conference, 1991, pp:342-351 [Conf ] Cheng-Ta Chang , Oscal T.-C. Chen A 3D Sound using the Adaptive Head Model and Measured Pinna Data. [Citation Graph (0, 0)][DBLP ] IEEE International Conference on Multimedia and Expo (II), 2000, pp:807-810 [Conf ] Chih-Chang Chen , Oscal T.-C. Chen A Low-Complexity Computation Scheme of Discrete Cosine Transform and Quantization for Video Compression. [Citation Graph (0, 0)][DBLP ] ICME, 2001, pp:- [Conf ] Wen-Chih Wu , Oscal T.-C. Chen An analysis-by-synthesis echo watermarking method. [Citation Graph (0, 0)][DBLP ] ICME, 2004, pp:1935-1938 [Conf ] Y. B. Chen , Oscal T.-C. Chen Multiple contour segmentation with automatic thresholding. [Citation Graph (0, 0)][DBLP ] ISCAS (2), 2003, pp:460-463 [Conf ] Chih-Chang Chen , Oscal T.-C. Chen Region of interest determined by perceptual-quality and rate-distortion optimization in JPEG 2000. [Citation Graph (0, 0)][DBLP ] ISCAS (3), 2004, pp:869-872 [Conf ] Li-Hsun Chen , Oscal T.-C. Chen A hardware-efficient FIR architecture with input-data and tap folding. [Citation Graph (0, 0)][DBLP ] ISCAS (1), 2005, pp:544-547 [Conf ] Li-Hsun Chen , Oscal T.-C. Chen , Ruey-Ling Ma A high-efficiency reconfigurable digital signal processor for multimedia computing. [Citation Graph (0, 0)][DBLP ] ISCAS (2), 2003, pp:768-771 [Conf ] Chih-Chang Chen , Oscal T.-C. Chen , Horng-Hsinn Wu Region of interest determined by picture contents in JPEG 2000. [Citation Graph (0, 0)][DBLP ] ISCAS (2), 2003, pp:868-871 [Conf ] Li-Hsun Chen , Oscal T.-C. Chen , Teng-Yi Wang , Yung-Cheng Ma A multiplication-accumulation computation unit with optimized compressors and minimized switching activities. [Citation Graph (0, 0)][DBLP ] ISCAS (6), 2005, pp:6118-6121 [Conf ] Meng-Lin Hsia , Oscal T.-C. Chen , Huang-Tzung Jan , Sun-Chen Wang , Yaw-Tyng Wu Rapid bit-error-rate measurements of infrared communication systems. [Citation Graph (0, 0)][DBLP ] ISCAS (4), 2004, pp:225-228 [Conf ] Li-Hsun Chen , Oscal T.-C. Chen A low-complexity and high-speed Booth-algorithm FIR architecture. [Citation Graph (0, 0)][DBLP ] ISCAS (4), 2001, pp:338-341 [Conf ] R. R.-B. Sheen , Oscal T.-C. Chen A CMOS PLL-based frequency synthesizer for wireless communication systems at 0.9, 1.8, 1.9 and 2.4 GHz. [Citation Graph (0, 0)][DBLP ] ISCAS (4), 2001, pp:722-725 [Conf ] R. Sheen , S. Wang , Oscal T.-C. Chen , Ruey-Liang Ma Power consumption of a 2's complement adder minimized by effective dynamic data ranges. [Citation Graph (0, 0)][DBLP ] ISCAS (1), 1999, pp:266-269 [Conf ] Heng-Chou Chen , Oscal T.-C. Chen A predictive updating scheme to improve the NLMS algorithm for acoustic echo cancellation. [Citation Graph (0, 0)][DBLP ] ISCAS (3), 1999, pp:552-555 [Conf ] Li-Hsun Chen , Oscal T.-C. Chen , Teng-Yi Wang , Chi-Lung Wang An adaptive DSP processor for high-efficiency computing MPEG-4 video encoder. [Citation Graph (0, 0)][DBLP ] ISCAS (2), 2004, pp:157-160 [Conf ] Nan-Ying Shen , Oscal T.-C. Chen Low-power multipliers by minimizing switching activities of partial products. [Citation Graph (0, 0)][DBLP ] ISCAS (4), 2002, pp:93-96 [Conf ] R. R.-B. Sheen , Oscal T.-C. Chen , Zheng-Dao Lee A high-performance CMOS multiphase voltage-controlled oscillator for communication systems. [Citation Graph (0, 0)][DBLP ] ISCAS (4), 2002, pp:401-404 [Conf ] Min-Yi Wang , R. R.-B. Sheen , Oscal T.-C. Chen , R. Y. J. Tsen A dual-band RF front-end for WCDMA and GPS applications. [Citation Graph (0, 0)][DBLP ] ISCAS (4), 2002, pp:113-116 [Conf ] Wen-Chih Wu , Oscal T.-C. Chen , Yun-Hsun Wang An Echo Watermarking Method using an Analysis-by-synthesis Approach. [Citation Graph (0, 0)][DBLP ] SIP, 2003, pp:365-369 [Conf ] Y. B. Chen , Oscal T.-C. Chen Robust Image Segmentation Using Modified Edge-Following Scheme with Automatically-Determined Thresholds. [Citation Graph (0, 0)][DBLP ] ICICIC (3), 2006, pp:292-295 [Conf ] Oscal T.-C. Chen , Bing J. Sheu , Wai-Chi Fang Image Compression on a VLSI Neural-Based Vector Quantizer. [Citation Graph (0, 0)][DBLP ] Inf. Process. Manage., 1992, v:28, n:6, pp:687-706 [Journal ] Oscal T.-C. Chen Motion estimation using a one-dimensional gradient descent search. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Circuits Syst. Video Techn., 2000, v:10, n:4, pp:608-616 [Journal ] Meng-Lin Hsia , Oscal T.-C. Chen Low-Complexity Encryption Using Redundant Bits and Adaptive Frequency Rates in RFID. [Citation Graph (0, 0)][DBLP ] ISCAS, 2007, pp:1601-1604 [Conf ] Heng-Chou Chen , Oscal T.-C. Chen Population fitness probability for effectively terminating the evolution operations of a genetic algorithm. [Citation Graph (0, 0)][DBLP ] ISCAS, 2006, pp:- [Conf ] Cheng-Ta Chan , Oscal T.-C. Chen Inductor-less 10Gb/s CMOS transimpedance amplifier using source-follower regulated cascode and double three-order active feedback. [Citation Graph (0, 0)][DBLP ] ISCAS, 2006, pp:- [Conf ] Oscal T.-C. Chen , Li-Hsun Chen , N.-W. Lin , Chih-Chang Chen Application-Specific Data Path for Highly Efficient Computation of Multistandard Video Codecs. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Circuits Syst. Video Techn., 2007, v:17, n:1, pp:26-42 [Journal ] Wai-Chi Fang , Chi-Yung Chang , Bing J. Sheu , Oscal T.-C. Chen , J. C. Curlander VLSI systolic binary tree-searched vector quantizer for image compression. [Citation Graph (0, 0)][DBLP ] IEEE Trans. VLSI Syst., 1994, v:2, n:1, pp:33-44 [Journal ] Oscal T.-C. Chen , R. R.-B. Sheen , S. Wang A low-power adder operating on effective dynamic data ranges. [Citation Graph (0, 0)][DBLP ] IEEE Trans. VLSI Syst., 2002, v:10, n:4, pp:435-453 [Journal ] Oscal T.-C. Chen , Sandy Wang , Yi-Wen Wu Minimization of switching activities of partial products for designing low-power multipliers. [Citation Graph (0, 0)][DBLP ] IEEE Trans. VLSI Syst., 2003, v:11, n:3, pp:418-433 [Journal ] Analysis-by-Synthesis Echo Hiding Scheme using Frequency Hopping. [Citation Graph (, )][DBLP ] Size-controllable memory reduction scheme of storing reference frames at H.264/AVC under I, P and B. [Citation Graph (, )][DBLP ] Low-complexity inverse integer transform in H.264/AVC. [Citation Graph (, )][DBLP ] Data hiding in inter and intra prediction modes of H.264/AVC. [Citation Graph (, )][DBLP ] A Low-Power Folded Programmable FIR Architecture. [Citation Graph (, )][DBLP ] Low-complexity frame-size down-scaling integrated with IDCT. [Citation Graph (, )][DBLP ] Robust echo hiding scheme against pitch-scaling attacks. [Citation Graph (, )][DBLP ] Search in 0.002secs, Finished in 0.003secs