The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Rajeev Jain: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Avanindra Madisetti, Rajeev Jain, R. L. Baker
    Real Time Implementation of Pruned Tree Search Vector Quantization. [Citation Graph (0, 0)][DBLP]
    Data Compression Conference, 1992, pp:152-161 [Conf]
  2. Brian Schoner, John D. Villasenor, Steve Molloy, Rajeev Jain
    Techniques for FPGA Implementation of Video Compression Systems. [Citation Graph (0, 0)][DBLP]
    FPGA, 1995, pp:154-159 [Conf]
  3. Steve Molloy, Brian Schoner, Avanindra Madisetti, Rajeev Jain, Roy Matic
    An Algorithm-Driven Processor Design for Video Compression. [Citation Graph (0, 0)][DBLP]
    ICIP (3), 1994, pp:611-615 [Conf]
  4. Kiran Bondalapati, Pedro C. Diniz, Phillip Duncan, John J. Granacki, Mary W. Hall, Rajeev Jain, Heidi E. Ziegler
    DEFACTO: A Design Environment for Adaptive Computing Technology. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP Workshops, 1999, pp:570-578 [Conf]
  5. William H. Mangione-Smith, Phil Seong Ghang, Sean Nazareth, Paul Lettieri, Walt Boring, Rajeev Jain
    A low power architecture for wireless multimedia systems: lessons learned from building a power hog. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1996, pp:23-28 [Conf]
  6. Robert W. Brodersen, Rajeev Jain
    VLSI in Mobile Communication. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1996, pp:11-13 [Conf]
  7. K. S. V. Gopalarao, Uttiya Dasgupta, Rajeev Jain, Duane S. Boning, Purnendu K. Mozumder, V. Chandramouli
    An Integrated Technology CAD System for Process and Device Designers. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1993, pp:287-292 [Conf]
  8. Rajeev Jain
    Panel: Challenges for Future Systems on a Chip. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1998, pp:578-0 [Conf]
  9. Rajeev Jain, Charles Chien, Etan G. Cohen, Leader Ho
    Simulation and Synthesis of VLSI Communication Systems. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1998, pp:336-341 [Conf]
  10. Bong-Young Chung, Charles Chien, Henry Samueli, Rajeev Jain
    Performance Analysis of an All-Digital BPSK Direct-Sequence Spread-Spectrum IF Receiver Architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Journal on Selected Areas in Communications, 1993, v:11, n:7, pp:1096-1107 [Journal]
  11. C. Bernard Shung, Rajeev Jain, Ken Rimey, Edward Wang, Mani B. Srivastava, Brian C. Richards, Erik Lettang, Syed Khalid Azim, Lars E. Thon, Paul N. Hilfinger, Jan M. Rabaey, Robert W. Brodersen
    An integrated CAD system for algorithm-specific IC design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:4, pp:447-463 [Journal]

  12. Spectrum Sensing Design Framework Based on Cross-Layer Optimization of Detection Efficiency. [Citation Graph (, )][DBLP]


Search in 0.012secs, Finished in 0.013secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002