The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chia-Tien Dan Lo: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mayumi Kato, Chia-Tien Dan Lo
    Compression for Low Power Consumption in Battery-powered Handsets. [Citation Graph (0, 0)][DBLP]
    DCC, 2007, pp:386- [Conf]
  2. Huang-Chun Roan, Chien-Min Ou, Wen-Jyi Hwang, Chia-Tien Dan Lo
    Efficient Logic Circuit for Network Intrusion Detection. [Citation Graph (0, 0)][DBLP]
    EUC, 2006, pp:776-784 [Conf]
  3. Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang
    Scalable Hardware-Algorithm for Mark-Sweep Garbage Collection. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 2000, pp:1274-1281 [Conf]
  4. Mayumi Kato, Chia-Tien Dan Lo
    Hardware Solution to Java Compressed Heap. [Citation Graph (0, 0)][DBLP]
    FCCM, 2005, pp:307-308 [Conf]
  5. Farn Wang, Chia-Tien Dan Lo
    Procedure-Level Verification of Real-time Concurrent Systems. [Citation Graph (0, 0)][DBLP]
    FME, 1996, pp:682-701 [Conf]
  6. J. Morris Chang, Witawas Srisa-an, Chia-Tien Dan Lo
    Architectural Support for Dynamic Memory Management. [Citation Graph (0, 0)][DBLP]
    ICCD, 2000, pp:99-104 [Conf]
  7. Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang
    A Performance Analysis of the Active Memory System. [Citation Graph (0, 0)][DBLP]
    ICCD, 2001, pp:493-496 [Conf]
  8. Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang
    Performance Enhancements to the Active Memory System. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:249-0 [Conf]
  9. Chia-Tien Dan Lo, Witawas Srisa-an, J. Morris Chang
    A Multithreaded Concurrent Garbage Collector Parallelizing the New Instruction in Java. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2002, pp:- [Conf]
  10. Mayumi Kato, Chia-Tien Dan Lo
    Impact of Java Compressed Heap on Mobile/Wireless Communication. [Citation Graph (0, 0)][DBLP]
    ITCC (2), 2005, pp:2-7 [Conf]
  11. Chia-Tien Dan Lo, J. Morris Chang, Ophir Frieder, David A. Grossman
    The Object Behavior of Java Object-Oriented Database Management Systems. [Citation Graph (0, 0)][DBLP]
    ITCC, 2002, pp:247-253 [Conf]
  12. Chia-Tien Dan Lo
    The Design of a Self-Maintained Memory Module for Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2003, pp:337-342 [Conf]
  13. Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang
    A hardware implementation of realloc function. [Citation Graph (0, 0)][DBLP]
    Integration, 2000, v:28, n:2, pp:173-184 [Journal]
  14. J. Morris Chang, Witawas Srisa-an, Chia-Tien Dan Lo, Edward F. Gehringer
    DMMX: Dynamic memory management extensions. [Citation Graph (0, 0)][DBLP]
    Journal of Systems and Software, 2002, v:63, n:3, pp:187-199 [Journal]
  15. Chia-Tien Dan Lo, Witawas Srisa-an, J. Morris Chang
    A study of page replacement performance in garbage collection heap. [Citation Graph (0, 0)][DBLP]
    Journal of Systems and Software, 2001, v:58, n:3, pp:235-245 [Journal]
  16. Chia-Tien Dan Lo, Witawas Srisa-an, J. Morris Chang
    The design and analysis of a quantitative simulator for dynamic memory management [Citation Graph (0, 0)][DBLP]
    Journal of Systems and Software, 2004, v:72, n:3, pp:443-453 [Journal]
  17. Farn Wang, Chia-Tien Dan Lo
    Procedure-Level Verification of Real-time Concurrent Systems. [Citation Graph (0, 0)][DBLP]
    Real-Time Systems, 1999, v:16, n:1, pp:81-114 [Journal]
  18. Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang
    Active Memory Processor: A Hardware Garbage Collector for Real-Time Java Embedded Devices. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Mob. Comput., 2003, v:2, n:2, pp:89-101 [Journal]
  19. Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang
    A performance perspective on the Active Memory System. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2002, v:26, n:9-10, pp:421-432 [Journal]
  20. Huang-Chun Roan, Wen-Jyi Hwang, Chia-Tien Dan Lo
    Shift-Or Circuit for Efficient Network Intrusion Detection Pattern Matching. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]
  21. Mayumi Kato, Chia-Tien Dan Lo
    A heap de/compression module for wireless Java. [Citation Graph (0, 0)][DBLP]
    PPPJ, 2004, pp:91-99 [Conf]
  22. Mayumi Kato, Chia-Tien Dan Lo
    Growing adaptation of computer science in Bioinfomatics. [Citation Graph (0, 0)][DBLP]
    ISICT, 2004, pp:226-231 [Conf]
  23. Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang
    Object resizing and reclamation through the use of hardware bit-maps. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2002, v:25, n:9-10, pp:459-467 [Journal]
  24. Chia-Tien Dan Lo, J. Morris Chang
    FPGA-based reconfigurable computing III. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2007, v:31, n:8, pp:475-476 [Journal]

  25. Applying Out-of-Core QR Decomposition Algorithms on FPGA-Based Systems. [Citation Graph (, )][DBLP]


  26. Accelerating matrix decomposition with replications. [Citation Graph (, )][DBLP]


  27. Hardware implementation for network intrusion detection rules with regular expression support. [Citation Graph (, )][DBLP]


  28. An Improved Reduction Algorithm With Deeply Pipelined Operators. [Citation Graph (, )][DBLP]


  29. Highly Space Efficient Counters for Perl Compatible Regular Expressions in FPGAs. [Citation Graph (, )][DBLP]


  30. Inquiry-based active learning in introductory programming courses. [Citation Graph (, )][DBLP]


  31. Portable labs in a box for embedded system education. [Citation Graph (, )][DBLP]


  32. Innovative CS capstone projects on green energy applications with WSN in a box. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002