The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Félix Tobajas: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Félix Tobajas, Roberto Esper-Chaín, Raúl Regidor, O. Santana, R. Sarmiento
    A Low Power 2.5 Gbps 1: 32 Deserializer in SiGe BiCMOS Technology. [Citation Graph (0, 0)][DBLP]
    DDECS, 2006, pp:21-26 [Conf]
  2. Sebastián López, F. Tobajas, A. Villar, V. de Armas, José Francisco López, Roberto Sarmiento
    Low cost efficient architecture for H.264 motion estimation. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2005, pp:412-415 [Conf]

  3. GMDS: Hardware implementation of novel real output queuing architecture. [Citation Graph (, )][DBLP]


  4. Experimental gigabit multidrop serial backplane for high speed digital systems. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002