The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ernest Jamro: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ernest Jamro, Maciej Wielgosz, Kazimierz Wiatr
    FPGA Implementation of Strongly Parallel Histogram Equalization. [Citation Graph (0, 0)][DBLP]
    DDECS, 2007, pp:93-98 [Conf]
  2. Ernest Jamro, Kazimierz Wiatr
    FPGA Implementation of Addition as a Part of the Convolution. [Citation Graph (0, 0)][DBLP]
    DSD, 2001, pp:458-465 [Conf]
  3. Ernest Jamro, Kazimierz Wiatr
    Genetic Programming in FPGA Implementation of Addition as a Part of the Convolution. [Citation Graph (0, 0)][DBLP]
    DSD, 2001, pp:466-474 [Conf]
  4. Ernest Jamro, Kazimierz Wiatr
    Constant Coefficient Convolution Implemented in FPGAs. [Citation Graph (0, 0)][DBLP]
    DSD, 2002, pp:291-298 [Conf]
  5. Ernest Jamro, Kazimierz Wiatr
    Implementation of Convolution Operation on General Purpose Processors. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 2001, pp:410-0 [Conf]
  6. Kazimierz Wiatr, Ernest Jamro
    Constant Coefficient Multiplication in FPGA Structures. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 2000, pp:1252-1259 [Conf]
  7. Ernest Jamro, Kazimierz Wiatr
    Dynamic Constant Coefficient Convolvers Implemented in FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:1110-1113 [Conf]
  8. Kazimierz Wiatr, Ernest Jamro
    Implementation of Multipliers in FPGA Structures. [Citation Graph (0, 0)][DBLP]
    ISQED, 2001, pp:415-0 [Conf]
  9. Kazimierz Wiatr, Ernest Jamro
    Implementation Image Data Convolutions Operations in FPGA Reconfigurable Structures for Real-Time Vision Systems. [Citation Graph (0, 0)][DBLP]
    ITCC, 2000, pp:152-157 [Conf]

  10. FPGA Implementation of 64-bit Exponential Function for HPC. [Citation Graph (, )][DBLP]


  11. Hardware Implementation of the Exponent Based Computational Core for an Exchange-Correlation Potential Matrix Generation. [Citation Graph (, )][DBLP]


  12. Highly efficient structure of 64-bit exponential function implemented in FPGAs. [Citation Graph (, )][DBLP]


  13. Accelerating Calculations on the RASC Platform: A Case Study of the Exponential Function. [Citation Graph (, )][DBLP]


  14. Hardware Implementation of the Orbital Function for Quantum Chemistry Calculations. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002