|
Search the dblp DataBase
Fernanda Gusmão de Lima Kastensmidt:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Gilson I. Wirth, Michele G. Vieira, Egas Henes Neto, Fernanda Gusmão de Lima Kastensmidt
Generation and Propagation of Single Event Transients in CMOS Circuits. [Citation Graph (0, 0)][DBLP] DDECS, 2006, pp:198-203 [Conf]
- Á. Michels, L. Petroli, Carlos Arthur Lang Lisbôa, Fernanda Gusmão de Lima Kastensmidt, Luigi Carro
SET Fault Tolerant Combinational Circuits Based on Majority Logic. [Citation Graph (0, 0)][DBLP] DFT, 2006, pp:345-352 [Conf]
- Gilson I. Wirth, Ivandro Ribeiro, Michele G. Vieira, Fernanda Gusmão de Lima Kastensmidt
Single event transients in dynamic logic. [Citation Graph (0, 0)][DBLP] SBCCI, 2006, pp:184-189 [Conf]
- Gilson I. Wirth, Michele G. Vieira, Egas Henes Neto, Fernanda Gusmão de Lima Kastensmidt
Single event transients in combinatorial circuits. [Citation Graph (0, 0)][DBLP] SBCCI, 2005, pp:121-126 [Conf]
- Gustavo Neuberger, Fernanda Gusmão de Lima Kastensmidt, Ricardo Reis
An Automatic Technique for Optimizing Reed-Solomon Codes to Improve Fault Tolerance in Memories. [Citation Graph (0, 0)][DBLP] IEEE Design & Test of Computers, 2005, v:22, n:1, pp:50-58 [Journal]
- Gustavo Neuberger, Fernanda Gusmão de Lima Kastensmidt, Luigi Carro, Ricardo Augusto da Luz Reis
A multiple bit upset tolerant SRAM memory. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 2003, v:8, n:4, pp:577-590 [Journal]
Statistical analysis of systematic and random variability of flip-flop race immunity in 130nm and 90nm CMOS technologies. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|