|
Search the dblp DataBase
Aladin Zayegh:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Madhu Bhaskaran, Sharath Sriram, Aleksandar Stojcevski, Aladin Zayegh
Design & Simulation of a High Performance Rail-to-Rail CMOS Op-Amp at ± 3V Supply. [Citation Graph (0, 0)][DBLP] DELTA, 2006, pp:219-222 [Conf]
- Hai Phuong Le, Aladin Zayegh, Jugdutt Singh
Noise Analysis of a Reduced Complexity Pipeline Analog-to-Digital Converter. [Citation Graph (0, 0)][DBLP] DELTA, 2004, pp:360-368 [Conf]
- Aleksandar Stojcevski, Jugdutt Singh, Aladin Zayegh
CMOS ADC with Reconfigurable Properties for a Cellular Handset. [Citation Graph (0, 0)][DBLP] DELTA, 2004, pp:103-107 [Conf]
- V. Vibhute, David Fitrio, Jugdutt Singh, Aladin Zayegh, Aleksandar Stojcevski
A Tunable VCO for Multistandard Mobile Receiver. [Citation Graph (0, 0)][DBLP] DELTA, 2004, pp:378-386 [Conf]
- R. Vejanovski, Aleksandar Stojcevski, Jugdutt Singh, M. Faulkner, Aladin Zayegh
A highly efficient reconfigurable architecture for an UTRA-TDD mobile station receiver. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2003, pp:45-48 [Conf]
A High Speed Analog to Digital Converter for Ultra Wide Band Applications. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.001secs
|