The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Aladin Zayegh: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Madhu Bhaskaran, Sharath Sriram, Aleksandar Stojcevski, Aladin Zayegh
    Design & Simulation of a High Performance Rail-to-Rail CMOS Op-Amp at ± 3V Supply. [Citation Graph (0, 0)][DBLP]
    DELTA, 2006, pp:219-222 [Conf]
  2. Hai Phuong Le, Aladin Zayegh, Jugdutt Singh
    Noise Analysis of a Reduced Complexity Pipeline Analog-to-Digital Converter. [Citation Graph (0, 0)][DBLP]
    DELTA, 2004, pp:360-368 [Conf]
  3. Aleksandar Stojcevski, Jugdutt Singh, Aladin Zayegh
    CMOS ADC with Reconfigurable Properties for a Cellular Handset. [Citation Graph (0, 0)][DBLP]
    DELTA, 2004, pp:103-107 [Conf]
  4. V. Vibhute, David Fitrio, Jugdutt Singh, Aladin Zayegh, Aleksandar Stojcevski
    A Tunable VCO for Multistandard Mobile Receiver. [Citation Graph (0, 0)][DBLP]
    DELTA, 2004, pp:378-386 [Conf]
  5. R. Vejanovski, Aleksandar Stojcevski, Jugdutt Singh, M. Faulkner, Aladin Zayegh
    A highly efficient reconfigurable architecture for an UTRA-TDD mobile station receiver. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2003, pp:45-48 [Conf]

  6. A High Speed Analog to Digital Converter for Ultra Wide Band Applications. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002