The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

J. V. R. Ravindra: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. K. S. Sainarayanan, J. V. R. Ravindra, M. B. Srinivas
    Minimizing Simultaneous Switching Noise (SSN) using Modified Odd/Even Bus Invert Method. [Citation Graph (0, 0)][DBLP]
    DELTA, 2006, pp:336-339 [Conf]
  2. K. S. Sainarayanan, J. V. R. Ravindra, M. B. Srinivas
    A novel deep submicron low power bus coding technique. [Citation Graph (0, 0)][DBLP]
    Circuits, Signals, and Systems, 2005, pp:154-159 [Conf]
  3. K. S. Sainarayanan, J. V. R. Ravindra, M. B. Srinivas
    A novel, coupling driven, low power bus coding technique for minimizing capacitive crosstalk in VLSI interconnects. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  4. A Statistical Model for Estimating the Effect of Process Variations on Delay and Slew Metrics for VLSI Interconnects. [Citation Graph (, )][DBLP]


  5. Generic sub-space algorithm for generating reduced order models of linear time varying vlsi circuits. [Citation Graph (, )][DBLP]


  6. Modeling and analysis of crosstalk for distributed RLC interconnects using difference model approach. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002