The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Zhenghui Lin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Haifeng Zhou, Zhenghui Lin, Wei Cao
    Research on VHDL RTL Synthesis System. [Citation Graph (0, 0)][DBLP]
    DELTA, 2002, pp:99-103 [Conf]
  2. Haifeng Zhou, Zhenghui Lin, Wei Cao
    High-Level Technology Mapping for Memories. [Citation Graph (0, 0)][DBLP]
    Computers and Artificial Intelligence, 2003, v:22, n:5, pp:- [Journal]
  3. Haifeng Zhou, Wei Cao, Zhenghui Lin
    Formal semantics analysis for VHDL RTL synthesis. [Citation Graph (0, 0)][DBLP]
    Comput. Syst. Sci. Eng., 2003, v:18, n:6, pp:357-371 [Journal]
  4. Zongwei Lu, Zhenghui Lin, Houpeng Chen
    Variables Bounding Based Retiming Algorithm. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2002, v:17, n:6, pp:797-806 [Journal]
  5. Junming Lu, Zhenghui Lin
    Deliberation with "fast full-search block matching". [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2003, v:13, n:1, pp:97-0 [Journal]
  6. Haifeng Zhou, Zhenghui Lin, Wei Cao
    ILP method for memory mapping in high-level synthesis. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2003, v:43, n:7, pp:1163-1167 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002