The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Daniel Gil: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. J. C. Baraza, J. Gracia, Daniel Gil, Pedro J. Gil
    A Prototype of a VHDL-Based Fault Injection Tool. [Citation Graph (0, 0)][DBLP]
    DFT, 2000, pp:396-404 [Conf]
  2. J. Gracia, J. C. Baraza, Daniel Gil, Pedro J. Gil
    Comparison and Application of Different VHDL-Based Fault Injection Techniques. [Citation Graph (0, 0)][DBLP]
    DFT, 2001, pp:233-241 [Conf]
  3. David de Andrés, Juan Carlos Ruiz, Daniel Gil, Pedro J. Gil
    Run-Time Reconfiguration for Emulating Transient Faults in VLSI Systems. [Citation Graph (0, 0)][DBLP]
    DSN, 2006, pp:291-300 [Conf]
  4. Daniel Gil, J. Gracia, J. C. Baraza, Pedro J. Gil
    Impact of Faults in Combinational Logic of Commercial Microcontrollers. [Citation Graph (0, 0)][DBLP]
    EDCC, 2005, pp:379-390 [Conf]
  5. Daniel Gil, R. Martínez, J. V. Busquets, J. C. Baraza, Pedro J. Gil
    Fault Injection into VHDL Models: Experimental Validation of a Fault Tolerant Microcomputer System. [Citation Graph (0, 0)][DBLP]
    EDCC, 1999, pp:191-208 [Conf]
  6. Daniel Gil, J. C. Baraza, J. V. Busquets, Pedro J. Gil
    Fault Injection into VHDL Models: Analysis of the Error Syndrome of a Microcomputer System. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1998, pp:10418-10425 [Conf]
  7. J. Gracia, J. C. Baraza, Daniel Gil, Pedro J. Gil
    A Study of the Experimental Validation of Fault-Tolerant Systems Using Different VHDL-Based Fault Injection Techniques. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2001, pp:140- [Conf]
  8. Daniel Gil, J. Gracia, J. C. Baraza, Pedro J. Gil
    A Study of the Effects of Transient Fault Injection into the VHDL Model of a Fault-Tolerant Microcomputer System. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2000, pp:73-79 [Conf]
  9. J. Gracia, Daniel Gil, J. C. Baraza, Pedro J. Gil
    Using VHDL-Based Fault Injection to exercise Error Detection Mechanisms in the Time-Triggered Architecture. [Citation Graph (0, 0)][DBLP]
    PRDC, 2002, pp:316-320 [Conf]
  10. David de Andrés, Juan Carlos Ruiz, Daniel Gil, Pedro Gil
    Fast Emulation of Permanent Faults in VLSI Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]
  11. Daniel Gil, J. Gracia, J. C. Baraza, Pedro J. Gil
    Study, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault-tolerant system. [Citation Graph (0, 0)][DBLP]
    Microelectronics Journal, 2003, v:34, n:1, pp:41-51 [Journal]

  12. Analysis of the influence of intermittent faults in a microcontroller. [Citation Graph (, )][DBLP]


  13. Dependability Assessment for the Selection of Embedded Cores. [Citation Graph (, )][DBLP]


Search in 0.132secs, Finished in 0.133secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002