|
Search the dblp DataBase
Res Saleh:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Cristian Grecu, Partha Pratim Pande, Baosheng Wang, André Ivanov, Res Saleh
Methodologies and Algorithms for Testing Switch-Based NoC Interconnects. [Citation Graph (0, 0)][DBLP] DFT, 2005, pp:238-246 [Conf]
- Cristian Grecu, André Ivanov, Res Saleh, Partha Pratim Pande
NoC Interconnect Yield Improvement Using Crosspoint Redundancy. [Citation Graph (0, 0)][DBLP] DFT, 2006, pp:457-465 [Conf]
- Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh
Structured interconnect architecture: a solution for the non-scalability of bus-based SoCs. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2004, pp:192-195 [Conf]
- Cristian Grecu, André Ivanov, Res Saleh, Egor S. Sogomonyan, Partha Pratim Pande
On-line Fault Detection and Location for NoC Interconnects. [Citation Graph (0, 0)][DBLP] IOLTS, 2006, pp:145-150 [Conf]
- Partha Pratim Pande, Cristian Grecu, André Ivanov, Res Saleh
Design of a switch for network on chip applications. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2003, pp:217-220 [Conf]
- Partha Pratim Pande, Cristian Grecu, Michael Jones, André Ivanov, Res Saleh
Effect of traffic localization on energy dissipation in NoC-based interconnect. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2005, pp:1774-1777 [Conf]
- Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh
A Scalable Communication-Centric SoC Interconnect Architecture. [Citation Graph (0, 0)][DBLP] ISQED, 2004, pp:343-348 [Conf]
- Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh
BIST for Network-on-Chip Interconnect Infrastructures. [Citation Graph (0, 0)][DBLP] VTS, 2006, pp:30-35 [Conf]
- Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh
Timing analysis of network on chip architectures for MP-SoC platforms. [Citation Graph (0, 0)][DBLP] Microelectronics Journal, 2005, v:36, n:9, pp:833-845 [Journal]
Search in 0.001secs, Finished in 0.002secs
|